

Clock Domain Crossing Standard Version 0.5 Draft for Public Review

4

7

April 14, 2025

2 Abstract: In-house and externally purchased IPs are often combined in SOCs. It can prove chal3 lenging to verify these SOCs because a mixture of verification tools and methodologies that do not
4 integrate can be used. Ensuring that a common clock domain crossing interface standard that
5 every tool can translate their native format to and from is the intent of this standard. With this inter6 face standard, every IP developer's verification tool of choice is run to verify and produce collat7 eral, and the standard format is generated for SOCs that used a different tool. And with this
8 standard, efficiently translating from provided collateral into a tool of choice is possible for every
9 SOC. A way to specify all the information necessary to do accurate clock domain crossing, reset
10 domain crossing, and glitch structural analysis is afforded. Attributes for a block that can be used
11 to facilitate a correct clock domain crossing and reset domain crossing integration of that block in
12 an encompassing design are identified. The limitations of the set of attributes are also addressed;
13 that is, the clock domain crossing and reset domain crossing schemes for which the set of attri14 butes is sufficient and the schemes the defined set of attributes is not guaranteed to support are
15 identified.

17 Keywords: CDC, clock domain crossing, glitch, IP-XACT, RDC, reset domain crossing, functional **18** verification.

31 AMBA® is a registered trademark of Arm® Limited (or its subsidiaries) in the US and/or elsewhere

1 Notices

2 Accellera Systems Initiative (Accellera) Standards documents are developed within Accellera and the 3 Technical Committee of Accellera. Accellera develops its standards through a consensus development pro-4 cess, approved by its members and board of directors, which brings together volunteers representing varied 5 viewpoints and interests to achieve the final product. Volunteers are members of Accellera and serve without 6 compensation. While Accellera administers the process and establishes rules to promote fairness in the con-7 sensus development process, Accellera does not independently evaluate, test, or verify the accuracy of any 8 of the information contained in its standards.

 Use of an Accellera Standard is wholly voluntary. Accellera disclaims liability for any personal injury, prop- erty or other damage, of any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or indirectly resulting from the publication, use of, or reliance upon this, or any other Accellera Standard document.

13 Accellera does not warrant or represent the accuracy or content of the material contained herein, and 14 expressly disclaims any express or implied warranty, including any implied warranty of merchantability or 15 suitability for a specific purpose, or that the use of the material contained herein is free from patent infringe-16 ment. Accellera Standards documents are supplied "AS IS."

17 The existence of an Accellera Standard does not imply that there are no other ways to produce, test, measure, 18 purchase, market, or provide other goods and services related to the scope of an Accellera Standard. Further-19 more, the viewpoint expressed at the time a standard is approved and issued is subject to change due to 20 developments in the state of the art and comments received from users of the standard. Every Accellera 21 Standard is subjected to review periodically for revision and update. Users are cautioned to check to deter-22 mine that they have the latest edition of any Accellera Standard.

23 In publishing and making this document available, Accellera is not suggesting or rendering professional or 24 other services for, or on behalf of, any person or entity. Nor is Accellera undertaking to perform any duty 25 owed by any other person or entity to another. Any person utilizing this, and any other Accellera Standards 26 document, should rely upon the advice of a competent professional in determining the exercise of reasonable 27 care in any given circumstances.

28 Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they 29 relate to specific applications. When the need for interpretations is brought to the attention of Accellera, 30 Accellera will initiate action to prepare appropriate responses. Since Accellera Standards represent a consensus of concerned interests, it is important to ensure that any interpretation has also received the concurrence 32 of a balance of interests. For this reason, Accellera and the members of its Technical Committees are not 33 able to provide an instant response to interpretation requests except in those cases where the matter has pre-34 viously received formal consideration.

 Comments for revision of Accellera Standards are welcome from any interested party, regardless of mem- bership affiliation with Accellera. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Comments on standards and requests for interpretations should be addressed to:

Accellera Systems Initiative.

8698 Elk Grove Blvd Suite 1, #114

Elk Grove, CA 95624

USA

NOTE—Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. Accellera shall not

- 1 be responsible for identifying patents for which a license may be required by an Accellera standard
- 2 or for conducting inquiries into the legal validity or scope of those patents that are brought to its
- 3 attention.
- 4 Accellera is the sole entity that may authorize the use of Accellera-owned certification marks and/or trade-5 marks to indicate compliance with the materials set forth herein.
- 6 Authorization to photocopy portions of any individual standard for internal or personal use must be granted
- 7 by Accellera, provided that permission is obtained from and any required fee is paid to Accellera. To arrange
- 8 for authorization please contact Lynn Garibaldi, Accellera Systems Initiative, 8698 Elk Grove Blvd Suite 1,
- **9**#114, Elk Grove, CA 95624, phone (916) 670-1056, e-mail lynn@accellera.org. Permission to photocopy **10** portions of any individual standard for educational classroom use can also be obtained from Accellera.
- 11 Suggestions for improvements to the Clock Domain Crossing Standard 0.5 Draft for Public Review are wel-12 come. They should be posted to the Clock Domain Crossing (CDC) community forum at:
- https://forums.accellera.org/forum/56-cdc-draft-lrm-release-discussion/
- 14 The current Working Group (WG) web page is:
- https://accellera.org/activities/working-groups/clock-domain-crossing

₁ Participants

41

2 The CDC WG operates on an entity-based model. The following registered members have made contribu-3 tions to the standard at various milestones or participated in the workgroup as observers.

4	
5	Lee Fueng Yap, Intel Corporation, Chair
6	Sean ODonohue, Synopsys Inc, Vice-Chair
7	Farhad Ahmed, Siemens EDA, Secretary
8	
9	Agnisys, Inc: Aiyush Aggarwal, Anupam Bakshi, Devendra Gupta, Devender Khari, Yogita
10 11	Koli,Pinku Kumar, Raushan Kumar, Sunil Kumar, Mayank Nigam, Abhinandan Reddy,Vineet Sharma, Rajiv Singh, Sahil singh
12	AMD: Apoorv Aggarwal, David Courtright, Vishwanath Sundararaman, Jia Zhu
13 14	ARM, Ltd. : Haralds Capkevics, Ravi Teja Chatta, Edwin Dankert, Sylvain Duvillard, Ramya Sri Murugesan, Pat Overs, Stephen Hill, David Murray, Peter Riocreux, Xiaodong Zhuang
15	Arteris, Inc.: Said Derradji, Pawel Duc
16	Blue Pearl Software, Inc.: Jeffery Chan, Bill Gascoyne, David Wallace
17 18 19	Cadence Design Systems, Inc.: Pradeep B, Luis Humberto Rezende Barbosa, Aparna Dey, Larry Lai, Shivaji Magadum, Greg Milano, Mamta Parab, Sundara Rajan, Souradip Sarkar, Anshuman Seth, Konrad Sikora
20 21 22 23 24	Infineon Technologies: John Jebakumar, Ambuja Rashinkar, Joachim Voges, Joseph Yackzar Intel Corporation: Jeremy Anderson, Boon Chong Ang, Mallikarjuna Badam, Amol Bhinge, Lauren Carlson, Saransh Choudhary, Sharvil Desai, Pawel Duc, Eldad Falik, Sachin Jain, Dinesh M. William Mok, Ravindra Nibandhe, Iredamola Olopade, ATif Razak, Rohit Sinha, Chee Yoong Tan Lee, Jebin Vijai
25	Marvell International, Ltd.: Sam Bueti, Gaurav Chhabra, Thien Le, Chetan Choppali Sudarshan
26	Microchip Technology Inc.: Don Mills
27	Microsoft Corporation: Shelly Henry, Serena Badran-Louca
28	NVIDIA Corporation: Sangeetha Sudha Nakerikanti, Kuan-I Wu, Ping Yeung,
29	NXP Semiconductors : Inayat Ali, Lei Deng, Vishal Jain, Shweta Pujar, Sasa Ristic, Gaurav Saini
30	Qualcomm Incorporated: Suman Chalana, Eric Jackowski, Prasad Nandipati
31 32	Renesas Electronics Corp.: Kaiwen Chin, Ciro Ceissler, Kantha Bheemireddygari, Abhay Kejriwal, Kranthi Pamarthi, Esra Sahin Basaran, Fengzhou Wang
33	Robert Bosch GmbH: Jan Hayek, liu kay
34 35	Siemens EDA : Farhad Ahmed, Abdelouahab Ayari, Manish Bhati, Abdul Moyeen, Andrew Seawright, Yuxin You
36	STMicroelectronics: Jean-Christophe Brignone, Diana Kalel, Kenan Kaplan, Laurent Maillet-Con-
37	toz,
38	Julian Massicot, Ashish Soni
39	Synopsys, Inc.: Jerome Avezou, Sudeep Mondal, Sean ODonohue, Suresh Barla, Tai Vo
10	Texas Instruments, Inc.: Lakshmanan Balasubramanian, Abhinav Parashar

1 At the time of standardization, the CDC WG had the following eligible voters:

Agnisys, Inc. Microsoft

ARM Limited QualcommTechnologies, Inc.

Blue Pearl Software Renesas Electronics Corp.

Infineon Technologies AG Siemens EDA

Intel Corporation STMicroelectronics N.V.

Marvell Technology, Inc. Synopsys, Inc.

2

1

This introduction is not part of IEEE P XXXX-20XX, IEEE Draft Standard for....

3 Introduction

4 The purpose of this standard is to provide the electronic design automation (EDA), semiconductor, and 5 system design communities with a well-defined specification for unified handling of CDC by vendor tools 6 used across IPs and SOCs.

7 Industry design style can be largely classified into two types (not exhaustive), namely:

- Monolithic design: The entire product and its various hierarchies are all designed by one team. All 8 aspects of the design are accessible (and editable) by that team. This type requires knowledge and 9 expertise of all aspects of the design but provides control and autonomy over all aspects of the 10 design (including tools and methodology). Depending on how extensive the product is, and how 11 large (or small) the team is, this style can require a considerable time investment. 12
- **IP/SOC design:** The product is composed of various IPs that can be designed in-house (by this 13 team, or another team) or purchased externally. This means that the required knowledge and exper-14 tise of all aspects of the design are not available in the SOC team, and as a result, the SOC team has 15 less autonomy and control over all aspects of the design. This style can significantly accelerate prod-16 17 uct development depending on the quality of the IPs and how easy it is to integrate into the product SOC. 18
- 19 NOTE—Most of the industry is shifting from monolithic design styles to IP/SOC design styles, and many IP companies 20 provide their IP to multiple SOC product companies. In addition, there is no expectation that every IP and every SOC 21 company is using the same tools and methodology for validating the design, including CDC analysis.
- 22 For most collateral types (for example, SystemVerilog, cluster test environment, low power, and so forth), 23 there exist standards that govern its use; hence, integration for these types of collateral has been largely 24 straight-forward. But for CDC collateral the industry has not had a clean way to handle tool and 25 methodology differences across IPs and SOCs.
- 26 The following list describes various methods of handling the differences in the absence of this standard **27** proposal:
- Monolithic SOC design: Gives tool and methodology autonomy but delays time-to-market. 28 a)
- Black-boxing IP: Assumes the IP is clean and ignores checking for integration issues by black-box-29 b) ing. This helps with initial time-to-market but introduces quality risks that can lead to silicon re-30 spin, which eventually impacts the product's time-to-market.
- Re-verification of IP: Re-verifies IPs on CDC tools that might be different from those used by the IP 32 provider. These teams lack the knowledge and expertise to do a thorough and efficient job, thus put-33 ting both time-to-market and quality at risk, even after employing considerable resources and effort. 34
- Common tools between SOC and IPs: Requests all IP companies they purchase from provide collat-35 eral analyzed with their tool of choice. In this scenario, IP companies that provide IP to different 36 SOC companies must run multiple tools to fit all SOC needs. Even if the IP company agrees, they 37 38 push back on their delivery date to master new tools and collateral, which eventually impacts SOC time-to-market. 39

- 1 None of the approaches above is able to provide sufficient quality in reasonable time. However, defining a
- 2 standard format to capture clock domain crossing (CDC), reset domain crossing (RDC), and glitch intent
- **3** enables interoperability of CDC collateral generated by any CDC verification tool.

₁ Contents

41.	Over	view		13
5	1.1	Scope.		13
6	1.2	Purpos	se	14
7	1.3		ntions used	
8		1.3.1	Circuit drawing conventions	14
9		1.3.2	Word usage	16
10	1.4	Use of	color in this standard	16
11	1.5	Conten	ts of this standard	16
12 2.	Refe	rences		17
13 3.	Defin	nitions, a	acronyms, and abbreviations	18
14	3.1	Definit	ions	18
15	3.2	Acrony	ms and abbreviations	18
16 4.	CDC	Attribu	tes	20
17	4.1	Module	e attribute	30
18	4.2	Parame	eter attributes	30
19	4.3	Port att	tributes	33
20		4.3.1	Port attributes: name, direction, and type	33
21		4.3.2	Port attribute: associated_from_clocks	34
22		4.3.3	Port attributes: associated_to_clocks	36
23		4.3.4	Defining a virtual clock	
24		4.3.5	Port attribute: associated_from_reset and associated_to_reset	
25		4.3.6	Port attribute: ignore	
26		4.3.7	Port attribute: cdc_static	
27		4.3.8	Port attribute: constant	
28		4.3.9	Port attribute: associated_outputs	
29		4.3.10	Port attribute: logic	
30	4.4	• –	reset	
31	4.5		ing abstracted blocks	
32	4.6		definitions	
33 34	4.7 4.8		relationships modes	
35 5 .	Supp	ort for F	RDC verification	75
36	5.1	-	ements for IP with control outside the IP	
37		5.1.1	Scenario 1	
38		5.1.2	Scenario 2	
39		5.1.3	Scenario 3	
40	5.2	5.1.4	Scenario 4ements for IP with control within the IP	
41	5.2	5.2.1	Scenario 1	
42		5.2.1	Scenario 2	
43 44		5.2.3	Scenario 3	
77		ر.د.	Deviluate J	

1		5.2.4 Scenario 4	87
2		5.2.5 Scenario 5	90
з 6.	CDO	C TCL format	91
4	6.1	cdc set module	91
5		6.1.1 Syntax example	
6	6.2	cdc set port	91
7		6.2.1 Syntax example	92
8	6.3	cdc_set_clock_group	93
9		6.3.1 Syntax example	94
10	6.4	cdc_set_param	94
11		6.4.1 Syntax example	94
12 7.	CDO	C IP-XACT format	96
13	7.1	Top-level elements	
14	7.2	Top element—accellera:wire	
15	7.3	Data port type—accellera-cdc:data	
16		7.3.1 IP-XACT code for accellera-cdc:data	
17	7.4	Clock port type-accellera-cdc:clock	
18		7.4.1 IP-XACT code for accellera-cdc:clock	
19		7.4.2 IP-XACT code for virtual accellera-cdc:clock	
20	7.5	Reset port type—accellera-cdc:asyncReset	
21		7.5.1 IP-XACT code for accellera-cdc:asyncReset	
22	7.6	Control port type—accellera-cdc:cdcControl and accellera-cdc:rdcControl	
23		7.6.1 IP-XACT code for accellera-cdc:cdcControl	
24	7.7	Control port type—accellera-cdc:componentCDCDef	
25		7.7.1 IP-XACT code for accellera-cdc:componentCDCDef	
26	7.8	Accellera CDC Vendor Extensions SCRs	103
27 8.	SVA	A Requirements for black box CDC integrity verification	104
28	8.1	Overview	104
29	8.2	Sampling edge requirement	
30	8.3	Implementation headroom for a crossing	
31	8.4	Verification clock for a crossing	107
32 Ann 33 (inf	nex A formative	e)	
34 Bib	liograph	у	109
35 Ann			
	ormative	DC testcases	110

1 List of figures

2 Figure 1—Circuit drawing template	
3 Figure 2—Module attribute	
4 Figure 3—Port attributes: name, direction, type	33
5 Figure 4—Port attribute: associated from clocks	35
6 Figure 5—Specifying a virtual clock	37
7 Figure 6—Port attribute: associated from reset and associated to reset	
8 Figure 7—Ignore: hanging	
9 Figure 8—Ignore: blocked	
10 Figure 9—Example showing the need to describe a pseudo static behavior on the data crossing domains	
11 Figure 10—Example of the DFT structure usage in a digital design	
12 Figure 11—Example of a digital design explaining usage of the "constant" attribute	
13 Figure 12—Feedthrough logic	
14 Figure 13—Internal synchronizer and internal combinatorial logic on paths through ports	
15 Figure 14—Module mod0 with abstracted input ports	
16 Figure 15—Module mod0 with abstracted output ports	
17 Figure 16—Clock definition A	
18 Figure 17—Clock definition B	
19 Figure 18—Clock definition C	. 64
20 Figure 19—One clock domain	
21 Figure 20—Two clock domains	
22 Figure 21—Three clock domains	
23 Figure 22—Two clock domains	
24 Figure 23—Failure mode due to missing synchronizer	
25 Figure 24—Failure mode due to missing synchronized control	
26 Figure 25—Failure mode due to missing reset synchronizer	
27 Figure 26—Failure mode due to combo logic driving clock/reset	
28 Figure 27—External rstb with internal synchronization logic	
29 Figure 28—rstb2b of IP with associated reset	
30 Figure 29—External rdcq on the data signal of the IP	
31 Figure 30—External rdcq on the clock signal of the IP	
32 Figure 31—rstb of IP driven by multiple resets	
33 Figure 32—rstb of IP driven by multiple resets. Destination flop has no async reset pin	
34 Figure 33—rstb of IP is controlling a flop that is driven by multiple resets	
354 Figure 34—rdcq is gating the interface clock	. 80
35 Figure 35—Internal rdcq	. 02 00
37 Figure 36—Schema for top-level elements	
37 Figure 30—Schema for top-level elements 38 Figure 37—Schema for accellera:wire	
· ·	
39 Figure 38—Schema for accellera-cdc:data	
40 Figure 39—Schema for accellera-cdc:clock	
42 Figure 41—Schema for accellera-cdc:asynckeset	
43 Figure 42—Schema for accellera-cdc:componentCDCDef	
44 Figure 43—Sampling edge requirement example	
45 Figure 44—Example of an untimed path at the clock domain boundary	
46 Figure 45—Implementation headroom	
47 Figure 46—Necessity of a faster clock	108

1 List of tables

2 Table 1—CDC attributes: module domain	20
3 Table 3—CDC Attributes: port domain	21
4 Table 2—CDC attributes: parameter domain	
5 Table 4—CDC Attributes: tool domain	27
6 Table 6—CDC Attributes: cdc_set_clock_group domain	28
7 Table 5—CDC Attributes: design domain	28
8 Table 7—CDC Attributes: set reset group domain	29
9 Table 8—Parameter attributes	30
10 Table 9—Parameter usage	31
11 Table 10—Associated clocks usage for output ports	
12 Table 11—Associated clocks usage for input ports	36
13 Table 12—Supported async_reset attributes	47
14 Table 13—Example cases	49
15 Table 14—Failure modes	
16 Table 15—CDC Port Attributes	92
17 Table 16—CDC semantic consistency rules	
18 Table 17—CDC and RDC testcases	

²Clock Domain Crossing Standard 3 Version 0.5 Draft for Public Review

41. Overview

5 This common CDC interface standard provides the following:

- 6 a) Every vendor's tool can translate its native format to and from the standard to maintain its IP.
- 5 b) Every IP provider can run its tool of choice to verify and produce collateral and generate the standard format for SOCs that use a different tool.
- 9 c) Every SOC can quickly and safely integrate either native collateral or translate from the standard collateral into their tool of choice to ensure time-to-market goals and quality.

11 A limited feasibility study was conducted on a subsystem with multiple IPs connected by Arm[®] AMBA[®] 12 interfaces across three vendor tools with limited support from the vendors. It showed that 99.5% of what 13 was identifiable in a flat run using any of the three vendor tools was also identifiable if the native abstraction 14 collateral was replaced with an XML representation and translated across the vendor tools. ²

15 **1.1 Scope**

16 The scope of work of the Clock Domain Crossing Standard is limited to:

- 17 a) Support tool-independent output collateral for CDC, RDC, and glitch structural analysis
- 18 b) Provide human-readable and machine-parsable attributes
- 19 c) Support customizable extensions (for example, to support complex user conditions)
- 20 d) Support hierarchical analysis
- 21 e) Support power-aware designs
- 22 f) Support multi-modal IP/SOC analysis
- 23 g) Support multi-instance IPs
- 24 h) Support parameterized IPs
- 25 i) Support multiple interface protocols (for example, AMBA, I2C, PCIe, UCIe, and so forth)
- 26 j) Provide extensibility to cover input collateral cases (for example, constraints, waivers, and so forth)
- to enable high-quality re-verification of an IP using alternate tools
- 28 k) Support assertions necessary to complement CDC, RDC, and glitch structural analyses

¹AMBA[®] is a registered trademark of Arm[®] Limited (or its subsidiaries) in the US and/or elsewhere

²This feasibility study was only for CDC and did not include reset domain crossing (RDC) or glitch analysis.

- 1 l) Support other design styles (for example, FPGA and Analog) that follow similar standards
- 2 NOTE—The "interface protocols" item above is a way to ensure that multiple circuit styles (CDC crossing types) are 3 supported to maintain good integration quality.
- 4 Using standard interfaces that can be verified independently (for example, with VIP from independent sources) for the 5 integration of independently designed IPs limits the potential for bugs to be introduced. The above limitation does not 6 prevent innovation between sub-blocks, but instead discourages any complications from these innovations from being 7 spread across independent blocks that might not have been verified with the same tools. Using customizable extensions 8 of the format can address exceptions, but these extensions are not guaranteed by the standard.

9 1.2 Purpose

10 The purpose of the Clock Domain Crossing standard is to:

- 11 a) Enable EDA vendors to develop CDC, RDC, and/or glitch analysis tools that meet the specification defined in this standard to generate tool-agnostic collateral
- 13 b) Enable IP companies to use their tool(s) of choice to perform CDC, RDC, and/or glitch analysis on 14 their IP and generate said collateral
- 15 c) Enable SOC companies to consume collateral generated by different IP vendors from their tool(s) of choice, into the SOC company's own tool(s) of choice

17 1.3 Conventions used

18 The conventions used throughout the document are included here.

19 1.3.1 Circuit drawing conventions

20 Use <u>Figure 1</u> as a guide to understanding the drawings in this LRM.




Figure 1—Circuit drawing template

3

2

4

1 1.3.2 Word usage

- 2 The word *shall* indicates mandatory requirements strictly to be followed in order to conform to the standard 3 and from which no deviation is permitted (*shall* equals *is required to*).^{3,4}
- 4 The word *should* indicates that among several possibilities one is recommended as particularly suitable, 5 without mentioning or excluding others; or that a certain course of action is preferred but not necessarily 6 required (*should* equals *is recommended that*).
- 7 The word *may* is used to indicate a course of action permissible within the limits of the standard (*may* equals 8 *is permitted to*).
- 9 The word *can* is used for statements of possibility and capability, whether material, physical, or causal (*can* 10 equals *is able to*).

11 1.4 Use of color in this standard

- 12 This standard uses a minimal amount of color to enhance readability. The coloring is not essential and does 13 not affect the accuracy of this standard when viewed in pure black and white. The places where color is used 14 are the following:
- Cross references that are hyperlinked to other portions of this standard are shown in <u>underlined-blue</u> text (hyperlinking works when this standard is viewed interactively as a PDF file).
- 17 Illustrations. (The color can clarify, but it is not essential.)

18 1.5 Contents of this standard

19 The organization of the remainder of this standard is as follows:

- 20 <u>Clause 2</u> provides references to other applicable standards that are assumed or required for this standard.
- Clause 3 defines terms and acronyms used throughout the different specifications contained in this
 standard.
- Clause 4 lists CDC attributes along with their type, accepted values, whether they are mandatory,
 and clarifying comments.
- Clause 5 lists RDC attributes and provides scenarios to describe support for an RDC interface at the
 top level without resynthesizing the RTL of the IP.
- Clause 6 describes the CDC format that is based on the TCL language for CDC specification from an output collateral perspective.
- 30 <u>Clause 7</u> describes the CDC format that is based on the IP-XACT standard.
- 31 <u>Clause 8</u> describes SVA Requirements for black box CDC integrity verification.
- 32 Annex A provides an informative bibliography.
- Annex B provides a list of unit testcases for early testing by EDA vendors.

³ The use of the word *must* is deprecated and cannot be used when stating mandatory requirements; *must* is used only to describe unavoidable situations.

⁴ The use of will is deprecated and cannot be used when stating mandatory requirements; will is only used in statements of fact.

12. References

2 The following referenced documents are indispensable for the application of this document. For dated 3 references, only the edition cited applies. For undated references, the latest edition of the referenced 4 document (including any amendments or corrigenda) applies.

5 IEEE Std 1685[™]-2022, IEEE Standard for IP-XACT, Standard Structure for Packaging, Integrating, and 6 Reusing IP within Tool Flows

7 IEEE Std 1800[™]-2017, IEEE Standard for SystemVerilog Unified Hardware Design, Specification and Ver-8 ification Language. ^{5, 6}

9

⁵The IEEE standards or products referred to in this clause are trademarks of the Institute of Electrical and Electronics Engineers, Inc. ⁶IEEE publications are available from the Institute of Electrical and Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, NJ 08854, USA (https://standards.ieee.org/).

13. Definitions, acronyms, and abbreviations

2 For the purposes of this document, the following terms and definitions apply. *The Authoritative Dictionary* 3 *of IEEE Standards Terms* [B1]⁷ should be referenced for terms not defined in this clause.

4 3.1 Definitions

5 **Accellera Vendor extensions**: Extensions to the IEEE Standard for IP-XACT that capture attributes related 6 to clock and reset to support the CDC Standard.

7 **component**: A physical and logical construction that relates inputs to outputs.

8 **glitch**: A transient pulse on a signal that is caused by a race between signals in its fan-in. This includes asyn-9 chronous data path (for example, combinational logic going into synchronizers or reconvergence of parallel 10 synchronizers) as well as clock and reset trees.

11 **port**: A connection on the interface of a SystemVerilog module or very high speed integrated circuit 12 (VHSIC) hardware description language (VHDL) entity.

13 **CDC control signal**: A signal that is either tool-inferred or user-specified as a clock domain crossing con-14 trol to a data path (scalar or vector) as it crosses clock domains.

15 3.2 Acronyms and abbreviations

CDC		•
16 CDC	clock domain	crossing -

17 Combo combinational logic

18 DFT design for test

19 EDA electronic design automation

20 HDL hardware description language

21 inout bidirectional port

22 internal sync internal synchronizer

23 IP intellectual property

24 IP-XACT IEEE standard describing an XML metadata schema for documenting IP; used

in the development, implementation, and verification of electronic systems

26 LRM language reference manual

27 MTBF mean time before failure

28 PWG proposed working group

29 RDC reset domain crossing

⁷The numbers in brackets correspond to those of the bibliography in <u>Annex A</u>.

1 QoR	quality of results
2 RTL	register transfer level
3 SDC	Synopsys Design Constraints
4 SOC	system on chip or products that consist of various IPs and glue-logic
5 SVA	SystemVerilog Assertions
6 STA	static timing analysis
7 SWG	sub-workgroup
8 TCL	Tool Command Language
9 VIP	validation IP or test environment used to test aspects of an IP
10 WG	working group
11 XML	eXtensible Markup Language
12 13 14	NOTE—CDC WG refers to CDC-, RDC-, and glitch-related (asynchronous data crossing) checks necessary for correct functionality of clock, reset, and data glitch (associated with clock and reset crossings).
15	

14. CDC Attributes

2 The CDC attributes are expressed in case-sensitive TCL for the CDC tool-level format, but you have the 3 option to translate this Tcl to IP-XACT for packaging the IP (see <u>Clause 6</u> and <u>Clause 7</u>).

4 This version of the LRM includes case-sensitive TCL commands to support EDA vendors with tool 5 development. (Also see <u>Clause 6</u>.) The case-sensitive TCL captures data required from input, output, and 6 verification collateral in a human-readable and machine-parsable format to provide accurate CDC, RDC, 7 and glitch structural analysis by any EDA tool. The CDC attributes format supports customizable extensions 8 for complex user conditions. In addition, these attributes are applicable to other design styles (e.g., FPGA 9 and Analog) that follow similar standards.

10 The CDC attributes facilitate a correct CDC and RDC integration of blocks in an encompassing design and 11 address a specific set of known industry standard interfaces. The CDC standard identifies both the CDC and 12 RDC schemes the attributes support and those schemes the defined set of attributes is not guaranteed to 13 support.

14 Each table below is associated with an attribute domain (i.e., module, parameter, port, and so forth), and 15 within each table, the applicable attributes are listed along with their type, accepted values, whether they are 16 mandatory, and clarifying comments. (Also see <u>Clause 5</u> for additional information about RDC attributes.) 17 Use the drawings and accompanying case-sensitive TCL examples in the sections following the tables to 18 understand clock relationships and various crossings and failure modes. These sections include the 19 following:

- 20 a) Module attribute
- 21 b) Parameter attributes
- 22 c) Port attributes
- 23 d) async reset
- e) <u>Modeling abstracted blocks</u>
- 25 f) Clock definitions
- 26 g) Clock relationships
- 27 h) Failure modes

28 NOTE—Support for an -update or -add argument will be considered in the future for incrementally building com-29 mands. In the case of conflicting commands, the final command is recognized.

30 Table 1 lists details of the module domain attribute: name.

Table 1—CDC attributes: module domain

Domain	Attribute	Туре	Values	Conditions of usage	Comments
module	name	string	{module name}	Mandatory	See also: <u>4.1</u>

31

32 <u>Table 2</u> lists details of the parameter domain attributes.

33

Table 2—CDC attributes: parameter domain

Domain	Attribute	Туре	Values	Conditions of usage	Comments
parameter	name	string	{parameter name}	Mandatory	See also: <u>4.2</u>
parameter	value	range-list	{values}	Optional	See also: <u>4.2</u>
parameter	type	defined set	{string, Boolean*, number (hex, decimal, oct, binary)} * Boolean values 0/1 and true/false (case independent) are accepted.	Optional	See also: <u>4.2</u>
parameter	ignore	Boolean	{0 or 1, true or false} (case independent)	Optional	See also: 4.2

1

2

3 <u>Table 3</u> lists details of the port domain attributes.

Table 3—CDC Attributes: port domain

Domain	Attribute	Туре	Values	Conditions of usage	Comments
port	name	string	{port name}	Mandatory	See also: <u>4.3.1</u>
port	direction	defined set	{input, output, inout}	Mandatory	See also: <u>4.3.1</u>
port	type	defined set	{data, clock, virtual_clock, async_reset, cdc_control, rdc_control, virtual_reset}	Mandatory Mandatory applies to async reset only.	For async resets, type is async_resets, for sync resets, type is data. Type virtual_clock defines a virtual clock port that does not match an actual port in the module. See also: 4.3.1, 4.3.4, 4.4, and Clause 5

Table 3—CDC Attributes: port domain (continued)

Domain	Attribute	Туре	Values	Conditions of usage	Comments
port	logic	defined set	{combo, inverter, glitch_free_combo, internal_sync}	Optional	Without this attri- bute, the assump- tion is that the port directly reaches a sequential ele- ment.
					See also: <u>4.3.10</u>
port	cdc_data_from_clock	string	{clock name}	Conditional Mandatory for ports of type cde_control.	Supports only one clock. See the definition below. See also: 4.5, Figure 15
Definition:	Associates a cdc_control to a	clock domain	where the data is coming	ng from.	I
-dil -typ -loo -ass -cdo -ass cdc_set_ -dil -typ -ass -cdo -ass	_port sync_valid rection input pe cdc_control gic internal_sync sociated_from_clocks c_data_from_clock VC sociated_to_clocks r: _port sync_valid rection input pe cdc_control sociated_from_clocks c_data_from_clock VC sociated_to_clocks r:	LK_tx_clock x_clock rx_clock LK_tx_clock x_clock	ck ck		
port	associated_from_clocks	space- separated list	{clock-names}	Conditional This attribute is mandatory for an input port unless the input port is not received by	See also: <u>4.3.2</u> and <u>4.5</u>

any clock domain.

Table 3—CDC Attributes: port domain (continued)

Domain	Attribute	Туре	Values	Conditions of usage	Comments
port	associated_to_clocks	space- separated list	{clock-names}	Conditional This attribute is mandatory for an output port unless the output port is not generated from any clock domain.	For default values, see 4.3.3. See also 4.5 and 5.1.4
port	associated_inputs	space- separated list	{ports}	Optional	See the definition below. See also: 4.5

Definition: Used for feedthrough configuration where one or more inputs reach one or more outputs; applicable to outputs.

Used also for the CDC control signal configuration to associate a cdc_control to a vector signal; applicable to inputs if considering a CDC control signal input.

port	associated_outputs	space- separated	{ports}	Optional	See the definition below.
		list			ociow.
		1150			See also: <u>4.3.9</u>

Definition: Used for a feedthrough configuration where one or more outputs trace from one or more inputs; applicable to inputs.

The cdc control signal configuration might be useful.

port	cdc_control	space- separated list	{associated-ports}	Optional	See also: <u>4.5</u>
port	cdc_control_setup	integer	value	Conditional	See the definition below.
					See also: <u>4.5</u>

Definition: Sets a constant value on a port with the cdc_control attribute to define the setup margin between the cdc_control port and its associated_inputs data port. The value of this attribute is the number of destination clock cycles the associated_inputs data port must be stable before the cdc_control port enables the data crossing. If the value is 3, associated_inputs data port must be stable for 3 destination clock cycles before cdc_control enables data crossing. If the value is -2, associated_inputs data port can toggle at max up to 2 destination clock cycles after cdc_control enables data crossing.

port	cdc_control_hold	integer	value	Conditional	See the definition below.
					See also: <u>4.5</u>

Definition: Sets a constant value on a port with the cdc_control attribute to define the hold margin between the cdc_control port and its associated_inputs data port. The value of this attribute is the number of destination clock cycles the associated_inputs data port must be stable after the cdc_control port disables the data crossing. If the value is 3, associated_inputs data port must be stable for 3 destination clock cycles after cdc_control disables data crossing. If the value is -2, associated_inputs data port can change at most 2 destination clock cycles before cdc_control disables data crossing.

Table 3—CDC Attributes: port domain (continued)

Domain	Attribute	Туре	Values	Conditions of usage	Comments
port	sampling_edge	defined set	{pos, neg}	Conditional This attribute is mandatory if the IP provider requires minimum pulse width assertion at a single bit input that is received by a synchronizer in the IP. In such cases, the input signal should be also described by the attribute "-logic internal_sync".	See the definition below. See also: 4.5

Definition: Paired with cdc_control port type or a single-bit data port type that requires synchronization to define the sampling edge of the first receiving flop of the destination domain. The string "pos" is attributed to the positive edge of the destination clock sampling the source data. The string "neg" is attributed to the negative edge of the destination clock sampling the source data.

port	polarity	defined set	{high, low, low_high}	Conditional This attribute is mandatory for async reset, cdccontrol, and rdc_control; otherwise, it is optional.	For cdc_control and rdc_control, "low_high" is not allowed.
port	ignore	defined set	{blocked, hanging}	Optional	See also: <u>4.3.6</u>
port	cdc_static	space- separated list	{clock-names}	Optional	See also: 4.3.7
port	constant	space- separated list	{binary, hex, and of any length}	Optional	See the definition below. See also: 4.3.8

Definition: Sets a constant value on a net, pin, or port for the current analysis. From the CDC model perspective, it is applicable to a port only.

It is relevant for all signal types (data, control, etc.).

Table 3—CDC Attributes: port domain (continued)

Domain	Attribute	Туре	Values	Conditions of usage	Comments
port	gray_coded	Boolean	{0 or 1, true or false}	Optional	See the definition below.
			Default: 0 or false (case independent)		Deferred to LRM v0.5
changing so If a user ha	Implies mutually exclusivene equentially). gray_coded ports a specified these on input port any validation other than asse	s are used to eles, then an asse	liminate convergence an ertion is generated to che	d glitch violation eck for non-gray	s inside an IP.
port	clock_period	string	{clock period}	Conditional	See definition below.
	od is used to identify relative c for detecting if violations coul				nere assertions could
port	associated_from_reset	space- separated list	{reset-names}	Optional	Defines the driver reset of a port See also: 4.3.5
port	associated_to_reset	space- separated list	{reset-names}	Optional	Defines the receiver reset of a port
					See also: <u>4.3.5</u>
port	rdc_control	space- separated list	{associated-port}	Conditional	See also: <u>5.2</u>
port	rdc_data_from_reset	space- separated list	{reset-names}	Optional	Used with rdc_control. Defines the source reset of the RDC; i.e., the start point's reset. This is the source reset being blocked by -rdc_control. See also: Clause 5
port	rdc_data_to_reset	space- separated list	{reset-names}	Optional	Used with rdc_control. Defines the destination reset of the RDC; i.e., the end point's reset. See also: Clause 5

Table 3—CDC Attributes: port domain (continued)

Domain	Attribute	Туре	Values	Conditions of usage	Comments
port	rdc_data_to_clock	space- separated list	{clock-names}	Optional	Used with rdc_control. Defines the destination clock of the RDC end point's clock. This is the destination clock being gated by -rdc_control. See also: Clause 5
port	rdc_clock_gate_location	defined set	{external or internal}	Optional	Used with rdc_control. Defines the location of a clock gate; i.e., internal versus external. See also: Clause 5

2 <u>Table 4</u> lists details of the tool domain attributes.

Table 4—CDC Attributes: tool domain

Domain	Attribute	Туре	Values	Conditions of usage	Comments
tool	name	string	{tool name}	Conditional	
				Mandatory if it is EDA-tool-generated.	
				If no EDA tool name is captured, it implies hand crafted by user.	
tool	version	string	{tool version}	Conditional Mandatory if it is EDA- tool-gener- ated.	
				N/A if user generated.	

2 <u>Table 5</u> lists details of the design domain attributes.

Table 5—CDC Attributes: design domain

Domain	Attribute	Туре	Values	Conditions of usage	Comments
design	version	string	{design milestone}	Optional	
design	date	string	{collateral genera- tion date}	Mandatory	
design	username	string	{user/tool that generated the collateral}	Optional	
design	description	string	{description}	Optional	

1

2 <u>Table 6</u> lists details of the set_cdc_clock_group domain attributes.

Table 6—CDC Attributes: cdc_set_clock_group domain

Domain	Attribute	Туре	Values	Conditions of usage	Comments
cdc_set_cloo	ck_group				See the definition below.
					See also <u>4.7</u>

Definition: A set of clocks that are synchronous to each other in a design.

Example:

cdc_set_clock_group
 -name small_domain
 -clocks {ck}

cdc_set_clock_group
 -name large_domain
 -clocks {gck0;gck1}

clocks	space-sep- arated list	{clock-names}	Mandatory	
name	string	{group-name}	Optional	

3

4 <u>Table 7</u> lists details of the set_reset_group domain attribute.

Table 7—CDC Attributes: set_reset_group domain

Domain	Attribute	Туре	Values	Conditions of usage	Comments
set_reset_gr	oup				See the definition below.
					See also <u>5.2.3</u>

Defines the reset relation. There are no RDC violations between resets that appear together in the same reset group.

Example:

```
set_reset_group
```

⁻name reset_domain_1

⁻reset {virtual_reset_a; rstb}

14.1 Module attribute

2 The attributes include one module attribute. Refer to the following case-sensitive TCL and <u>Figure 2</u>, which 3 depict the mod0 module.

Solution of the module Name of the module

Figure 2—Module attribute

7 4.2 Parameter attributes

rst1

8 The parameter command is used to define parameters within the scope of the module, e.g.,

10 Table 8 lists the attributes that will be used with the parameter command.

11

6

Table 8—Parameter attributes

Attribute	Values	Definition
-name	String	Defines the name of the parameter. Is Mandatory.
-type	Integer/string/Boolean Boolean values 0/1 and true/false (case indepen- dent) are accepted.	Specifies type of the value stored by the parameter

Table 8—Parameter attributes (continued)

Attribute	Values	Definition
-value	Range-list	Specifies the value of the parameter
-ignore	N/A	Tells that the parameter should be ignored. Any parameter that is ignored but still referred to in the model in following commands is a failure.

^{1 &}lt;u>Table 9</u> contains usage examples for the parameter command with the cdc_set_param command.

2

Table 9—Parameter usage

Number	Scenario	Example command
1	Sample integer type parameter with value 32	cdc_set_param -name PARAM1 -type int -value 32
2	Sample string type parameter with value DEFAULT_CASE	cdc_set_param -name CASE_VAR -type string -value DEFAULT_CASE
3	Sample Boolean type parameter with value "false" Boolean values 0/1 and true/false (case indepen- dent) are accepted.	cdc_set_param -name SELECT -type boolean -value false or
		cdc_set_param -name SELECT -type boolean -value 0

Table 9—Parameter usage

Number	Scenario	Example command
4	A bus named DATA 7 down to 0 defined using the parameter for MSB and LSB.	cdc_set_param -name MSB -type int -value 7
		cdc_set_param -name LSB -type int -value 0
		<pre>cdc_set_port DATA[7:0] -type data</pre>
		or
		cdc_set_port DATA[MSB:0] -type data
		or
		cdc_set_port DATA[7:LSB] -type data
		or
		cdc_set_port DATA[MSB:LSB] -type data
5	Individual bits and slice of a bus named DATA 7 down to 0 defined using the parameter for MSB and LSB.	cdc_set_param -name MSB -type int -value 7
	Also using expressions with parameters.	cdc_set_param -name LSB -type int -value 0
		Only the 8th bit cdc_set_port DATA[MSB] -type data
		Only the first four MSB bits cdc_set_port DATA[MSB:MSB-3] -type data
		Only the last 2 LSB bits cdc_set_port DATA[LSB+1:LSB] -type data
		3-bit slice from the middle of the bus cdc_set_port DATA[MSB-2:LSB+3] -type data
6	Example of usage of a parameter for a port P1 to be tied to a parameterized constant	cdc_set_param -name SEL_VAL -type boolean -value true
		cdc_set_port P1 -constant SEL_VAL

14.3 Port attributes

9

2 Several port attributes are detailed in this section.

3 4.3.1 Port attributes: name, direction, and type

4 Refer to the following case-sensitive TCL and Figure 3, which depict the name, direction, and type 5 attributes. Also see 4.4 for additional information about the type attribute. If the name does not include a 6 range, it applies to all bits of the port.

8 mod0 cout1 o cin1 F1 F2 F3 F4 RN RN RN clk1 clk1 rst1 i clk2 rst1

Figure 3—Port attributes: name, direction, type

10 For clock attributes see 4.3.2, 4.3.3, 4.3.4. For a description of the related testcase, refer to Annex B.

14.3.2 Port attribute: associated_from_clocks

2 The following case-sensitive TCL and Figure 4 depict the associated from clocks attribute.

3 For an input port, the associated_from_clocks attribute is part of the optional external model 4 describing the driver of the input. For an output port, it is part of the mandatory internal model describing the 5 driver of the output.

```
cdc_set_port cin1_i \ Name of port \ Direction of port \ Type data \ Type of port \ Tassociated_from_clocks clk1_i \ Texternal driver's clock domain \ Tassociated_to_clocks clk1_i \ Texternal receiver clock \ Type of port \ Type data \ Type of port \ Type of po
```

1 $\underline{\text{Table 10}}$ provides a description of the usage of associated_to_clocks and 2 associated from clocks for output ports.

3

Table 10—Associated clocks usage for output ports

For output port	-associated_to_clocks defined e.g., -associated_to_clocks clk2	-associated_to_clocks Not defined
associated_from_clocks defined e.g., -associated_from_clocks clk1	If clk1 and clk2 are asynchronous to each other, an appropriate synchronization scheme is expected in the receiving circuit to avoid a CDC violation.	The receiving clock is found in the actual encompassing design. If it is asynchronous to clk1, an appropriate synchronization scheme is expected in the receiving circuit to avoid a CDC violation.

4 For ports being associated to a virtual clock refer to 4.3.4.

5




Figure 4—Port attribute: associated_from_clocks

7

6

14.3.3 Port attributes: associated_to_clocks

2 For an input port, the associated_to_clocks attribute is part of the mandatory internal model 3 describing the property of the input. For an output port, it is part of the optional external model describing 4 the requirement for the receiver of the output.

 $\begin{tabular}{ll} 5 & \underline{Table~11} & provides & a & description & of & the & usage & of & associated_to_clocks & and & 6 & associated_from_clocks & for input ports. \\ \end{tabular}$

Table 11—Associated clocks usage for input ports

For input port	-associated_from_clocks defined e.g., -associated_from_clocks clk2	-associated_from_clocks Not defined
<pre>associated_to_clocks defined e.g., -associated_to_clocks clk1</pre>	If clk1 and clk2 are asynchronous to each other, an appropriate synchronization scheme is expected in the receiving circuit to avoid a CDC violation.	The input port's driving clock is found in the actual encompassing design. If it is asynchronous to clk1, an appropriate synchronization scheme is expected in the CDC crossing path to avoid a CDC violation.

8 4.3.4 Defining a virtual clock

7

15

9 In the CDC LRM 0.3, virtual clocks must be explicitly declared by defining a port with the type 10 virtual_clock. This is a virtual port that does not match an actual port in the module. For example, 11 vclk used in Figure 5 to define the -associated_from_clocks of port inl_i must be declared 12 with type virtual_clock as shown below.

```
cdc_set_port clk1_i \ Name of port  
-direction input \ Direction of port  
-type clock Type of port  

cdc_set_port vclk \ Name of port  
-direction input \ Direction of port  
-type virtual_clock Type of port
```

16 In the following command, inl i applies to all bits when a range is not specified.

3 For a description of the related testcase, refer to Annex B.

5

4

2




Figure 5—Specifying a virtual clock

7 4.3.5 Port attribute: associated_from_reset and associated_to_reset

8 The following case-sensitive TCL and Figure 6 depict the optional associated_from_reset and 9 associated_to_reset attributes.

```
10
      cdc_set_port cin1_i
                                             Name of port
          -direction input
                                             Direction of port
          -type data
                                             Type of port
          -associated to clocks clk1 i \
                                             Internal receiver clock
          -associated to reset rst1 i
                                             Internal receiver reset
11
      cdc set port cout1 o
                                             Name of port
                                            Direction of port
          -direction output
          -type data
                                         \ Type of port
          -associated from clocks clk1 i \ External driver clock domain
          -associated_from_reset rst1_i
                                            External driver reset
12
13
```

14 For a description of the related testcase, refer to <u>Annex B</u>.

1

3

2 mod0 cout1_o cout1_o clk1_i rst1_i rst1_i

Figure 6—Port attribute: associated_from_reset and associated_to_reset

1 4.3.6 Port attribute: ignore

2 The -ignore attribute is used to indicate an interface port is not being analyzed for a clock domain 3 crossing that is hanging or blocked. For example, the hanging value is used when an input port is 4 dangling as shown in Figure 7.

7

6




Figure 7—Ignore: hanging

8

9 The blocked value is used when the propagation of an interface port is blocked as shown in Figure 8. 10 in1_i in Figure 8 is blocked due to a constant constraint at cdc_set_port mode. RTL tie-off can also 11 cause an interface port to be blocked, and therefore, ignored. The -ignore attribute is generated by the 12 EDA tool during CDC analysis. Both the RTL and input constraints are used by the EDA tool to determine 13 when an interface port is not being considered for CDC analysis.

```
14

cdc_set_port mode \ Name of port
-constant 0 Constant value is 0

15

cdc_set_port in1_i \ Name of port
-ignore blocked No analysis for CDC that is blocked
```

1




Figure 8—Ignore: blocked

3

1 4.3.7 Port attribute: cdc_static

2 This section discusses the need and usage for the cdc static attribute.

3 4.3.7.1 Need for the "cdc_static" attribute

4 In some cases, when the data is crossing the domain boundaries, we may not always want to add 5 synchronization schemes in between to ensure less area overhead. This requires some pseudo static behavior 6 on the data that is crossing the domain boundary to avoid any metastable behavior. For example, in Figure 9, 7 module mod1 only works on clk1 and mod2 only works on clk2. mod0 has a clock gating block on the 8 clock path driving mod2 and a data gating block on the data path for the incoming port d1, d2. If it is 9 guaranteed by the design that mod0's clk2 shall always be gated before the driver for port d1, and port d2 10 changes (i.e., port a3 and port a4 of mod1), the cdc_static attribute can be applied to port d1 and port 11 d2 during mod0's CDC analysis. Hence, CDC analysis shall not be done on these primary interface ports of 12 mod0. It is important to have all cdc_static attributes validated in the assertion flow to ensure the 13 functionality of the design. mod0's internal nets DATACOND and CLKCOND illustrated in Figure 9 are not 14 supported in the CDC v0.5 LRM because the current LRM focuses on capturing the interface information. 15 However, mod0's internal nets DATACOND and CLKCOND might be used in a future LRM, where a regular 16 expression would be added to describe the cdc static's condition observed on port d1 and port d2.

17 For a description of the related testcase, refer to Annex B.




Figure 9—Example showing the need to describe a pseudo static behavior on the data crossing domains

22 4.3.7.2 Usage for the "cdc_static" attribute

23 The cdc_static attribute associates a data port with a clock or multiple clocks to indicate when the data is 24 changing. It is expected that the clock or clocks will be gated; hence, no CDC verification is required.

26 Generic Usage:

19

20

```
1
     cdc_set_port <name of the port> \
          -direction <input/output> \
          -cdc static <clock or list of clocks that will be gated>
2
3 Usage based on mod0 of Figure 9:
4
                                  Name of port
Direction of port
Gated clock
      cdc_set_port d1 \
         -direction input \
          -cdc_static clk2
5
                                    Name of port
Direction of port
Gated clock
      cdc_set_port d2 \
         -direction input \
          -cdc static clk2
```

6 Note: In contrast to a constant signal (see 4.3.8) the value of a static signal is not known.

1 4.3.8 Port attribute: constant

2 This section discusses the need and usage for the constant attribute.

3 4.3.8.1 Need for the "constant" attribute

4 Figure 10 below shows two different flops in two asynchronous clock domains. For example (Figure 10), 5 when the design for test (DFT) select is 0, then the functional reset path is activated, which clearly indicates 6 a domain crossing violation on one of the reset paths because the same reset signal is consumed in two 7 asynchronous clock domains. While in the case of a DFT select set to 1, the DFT flow shall ensure that 8 functionally, there are no domain crossings on clock or reset paths by making sure that the clock and reset 9 paths are separately controllable. Based on this, we can safely mark the DFT bypass reset path and the DFT 10 select path as constant so that they are ignored in the CDC analysis.

11




Figure 10—Example of the DFT structure usage in a digital design

13

12

14 4.3.8.2 Usage for the "constant" attribute

15 Figure 11 shows the design structure with associated ports. clk1, clk2, and rstn are functional ports 16 while dft_bypass_rstn and dft_bypass_rstn_select are the DFT-specific ports. For the 17 functional CDC analysis, these ports (dft_bypass_rstn and dft_bypass_rstn_select) can be 18 declared as constants using the constant attribute.

19 Generic usage:

```
cdc_set_port <name of the port> \
    -direction <input/output> \
    -constant <constant value>
```

Name of port

-direction input \ Direction of port -constant 0 \ Constant value is 0

cdc_set_port dft_bypass_rstn_select \

1

5

6

clk1

rstn

clk2

rstn

functional reset path
dft_bypass_rstn

DFT bypass reset path

dft_bypass_rstn_select

DFT select

Figure 11—Example of a digital design explaining usage of the "constant" attribute

8 While using the constant attribute, only the name and direction of the ports are mandatory attributes. Other 9 attributes like type, associated_to_clocks, etc. are not required to be defined.

10 For a description of the related testcase, refer to Annex B.

1 4.3.9 Port attribute: associated_outputs

2 This section discusses the need and usage for the associated_outputs attribute. Figure 12 depicts 3 feedthrough logic. The associated case-sensitive TCL includes the optional attribute 4 associated outputs for the feedthrough output.

6

5




Figure 12—Feedthrough logic

8

7

9 4.3.10 Port attribute: logic


10 This section discusses the need and usage for the logic attribute. The port attribute logic describes the 11 internal elements in the fan-out of an input port or in the fan-in of an output port. The example below 12 includes the values internal sync and glitch free combo.

13 The logic values include the following:

- 14 internal sync indicates a multi-flop synchronizer on the path through the port.
- 15 glitch_free_combo indicates that the path through the port contains combinatorial logic that
 16 does not generate glitches in any of the valid operation modes or at reset assertion. Whereas, the
 17 attribute value combo describes a potentially glitching combinatorial logic.
- 18 inverter: indicates the signal is inverted, and accordingly, polarity will be considered inverted.

3 For a description of the related testcase, refer to Annex B.

2



5 Figure 13—Internal synchronizer and internal combinatorial logic on paths through ports

14.4 async_reset

2 This section discusses the need and usage for the async_reset attribute. To define an asynchronous 3 reset, port should include the -type attribute with the value async_reset. All synchronous resets will 4 be considered data ports.

5 If the port command's -type attribute has the value async_reset, the attributes in <u>Table 12</u> will be 6 applicable and the rest of the attributes of the port command can be ignored.

7 Sample command:

8

Table 12—Supported async_reset attributes

Attribute	Values	Definition
-name	<pre><port name=""></port></pre>	Defines the name of a physical port when used with -type async_reset.
		This attribute is mandatory for -type async_reset.
-polarity	low/high/low_high	-polarity low signifies active_low asynchronous reset
		-polarity high signifies active_high asynchronous reset
		-polarity low_high signifies the reset is used by some flops as active_low and by some flops as active_high
		This attribute is mandatory for async_reset.
-direction	input/output/inout	input signifies that the port is an input port.
		output signifies that the port is an output port.
		inout signifies that the port is an inout port.
		This attribute is mandatory.

Table 12—Supported async_reset attributes


Attribute	Values	Definition
-associated	l_from_clocks	
	<clock_name></clock_name>	Specifies the driver clock of a reset signal.
		This attribute is conditional. It shall be mandatory for a reset output port unless the port is not generated from any clock domain.
		The reset output is considered as deasserting with regard to the associated_from_clock. If both associated_from_clocks and associated_to_clocks are specified, the clock domain for both clocks should match.
-associated	l_to_clocks	
	<clock_name></clock_name>	Specifies the receiver clock.
		This attribute is conditional. It shall be mandatory for a reset input port unless the port does not go to any clock domain in the IP.
		Without logic internal_sync in the reset input port attribute, if both associated_from_clocks and associated_to_clocks are specified, the clock domain for both clocks should match.
-logic	{combo, inverter, internal_sync}	combo: Signifies that there is combo logic just inside the port.
		inverter: Signifies the signal is inverted, and accordingly, polarity will be considered inverted.
		<pre>internal_sync: For an async_reset type of input port, this signifies that the port is feeding a reset synchronizer.</pre>
		For an async_reset type of output port, internal_sync signifies that the signal is generated by a reset synchronizer.
		This attribute is optional. The attribute shall reflect what is present in the design:
		— combo: the default is combo not present
		— inverter: the default is inverter not present
		<pre>— internal_sync: the default is internal sync not present</pre>
-ignore	N/A	No checks are required for this port
		This attribute is optional.
		For high quality of CDC/RDC checks, -type async_reset port should not have -ignore set.

1 <u>Table 13</u> provides example cases.

Table 13—Example cases

	Example	Diagram
1	active_low reset on an input port with a virtual associated_from_clocks. This means that the signal driving RST_in0 is asynchronous to CLK1. With this modeling, the IP will have an internal reset deassertion violation. If the signal driving RST_in0 is from CLK1, the associated_from_clocks should be CLK1. Sample command: cdc_set_module mod1	DATA1 F1 CLK1 RST_in0
2	active_high reset on an input port with a virtual associated_from_clocks. This means that the signal driving RST_in0 is asynchronous to CLK1. With this modeling, the IP will have an internal reset deassertion violation. If the signal driving RST_in0 is from CLK1, the associated_from_clocks should be CLK1. Sample command: cdc_set_module mod1 cdc_set_port RST_in0 \ -direction input \ -type async_reset \ -polarity high \ -associated_from_clocks CLK1 cdc_set_port RST_in0 \ -associated_from_clocks CLK1 cdc_set_port RST_in0 \ -associated_from_clocks VCLK1	DATA1 F1 CLK1 RST_in0

Table 13—Example cases



1

2 <u>Table 14</u> illustrates failure modes.

Table 14—Failure modes




Table 14—Failure modes




Table 14—Failure modes




Table 14—Failure modes





Table 14—Failure modes



14.5 Modeling abstracted blocks

- 2 The model of the input interface of an abstracted block can be described
- 3 in terms of requirements to the driving circuit in the fan-in of the block (external model) or
- 4 in terms of the relevant structures inside the block (internal model).

5 The internal model is a mandatory part of the input interface abstraction. The additional attributes of the 6 external model are optional for input interface abstractions. The following examples describe the circuit in 7 Figure 14.

8 The port attributes support references between data ports and the CDC control ports in both directions.

9 For a data port (-type data), the option -cdc_control specifies a unique CDC control port. If such a 10 relation exists, it is mandatory to describe it in this way.

11 A CDC control port can synchronize one or many data ports. For a CDC control port (-type 12 cdc_control) at the input interface, the option -associated_inputs specifies a list of data ports. 13 Because this list may be long, it is an optional part of the abstracted model, which may be specified or 14 omitted depending on the readability. The same rule applies for the option -associated_outputs of a 15 CDC control port at the output interface. The option -cdc_control_setup specifies the number of 16 destination clock cycles an -associated_inputs data port for this CDC control port must be stable 17 before the CDC control port enables the data crossing. The option -cdc_control_hold specifies the 18 number of destination clock cycles an -associated_inputs data port for this CDC control port must 19 be stable after the CDC control port disables the data crossing.

```
20
                _set_port dl_i \ Name of port \ -direction input \ Direction of port \ -type data \ Type of port \ -associated_from_clocks clk2_i \ External driver clock domain
          cdc set port d1 i
                                                                     \ Name of port
                -associated_from_clocks cln___ \ Name of control port \ -associated_to_clocks clk1_i \ Internal receiver's clock domain \ Port has combo logic on path to reg
21
          cdc set port q1 i
                                                                     \ Name of port
                 -direction input
                                                                     \ Direction of port
                -direction input \ Direction of port \
-type cdc_control \ Control port used to qualify qi_i \
-cdc_data_from_clock clk2_i \ External clock driving this port \
-associated_from_clocks clk1_i \ External driver clock domain
                 -associated_inputs d1_i \ Data ports controlled by this port -associated_to_clocks clk1_i \ Internal receiver's clock domain
                                                                     \ Port has combo logic on path to reg
                 -logic combo
                 -cdc_control_setup 2
                                                                     \ d1 i must be stable for 2 clocks
                                                                           before q1_i
                 -cdc control hold 1
                                                                           d1 i must be stable for 1 clock after
                                                                             q1 i
```

The account and from allocks is the expected driving clock of

22

23 The associated_from_clocks is the expected driving clock of the port (same semantics for types 24 data and cdc_control). The cdc_data_from_clock is the source clock of the controlled data 25 signal.

1 In an environment with asynchronous clocks being connected to clk1 i and clk2 i, the structure in the

2 last line should be reported as violated because of missing synchronization. It is acceptable to combine the 3 first and third lines of the last "Internal" example above. The second line is required as a separate line 4 because it describes a type of receiving circuit with a specific attribute (-logic) which is not covered by 5 the other types of receivers.

6 For a description of the related testcase, refer to Annex B.




Figure 14—Module mod0 with abstracted input ports

2

3 The model of the output interface of an abstracted block is described in terms of the relevant structures 4 inside the block (internal model). The following examples describe the circuit in Figure 15.

```
5
       cdc_set_cdc_set_port d2_o
                                                            Name of port
             -direction output
                                                        \ Direction of port
             -type data \ Type of port -associated_from_clocks clk2_i \ External driver clock domain
             -cdc control q2 o
                                                            Output port controlled by d2 o
6
                                                              Name of port
       cdc set port q2 o
                                                            Direction of port
             -direction output
             -type cdc_control
             -type cdc_control \ Type of port
-cdc_data_from_clock clk2_i \ External clock driving this port
-associated_from_clocks clk1_i \ External driver clock domain
-associated outputs d2 o Output port controlled by q2 o
                                                              Type of port
             -associated_outputs d2_o
                                                              Output port controlled by q2_o
```

1-associated_outputs d2_o is redundant with the information on port d2_o above, but this information 2 can be added optionally:

cdc set p

5 For a description of the related testcase, refer to Annex B.

6

4




Figure 15—Module mod0 with abstracted output ports

8

14.6 Clock definitions

2 This section shows three examples of clock definitions. <u>Figure 16</u> depicts two asynchronous clocks txclk 3 and rxclk.

```
4
     cdc set port txclk
                              Name of port
         -direction input \
                              Direction of port
         -type clock
                              Type of port
5
     cdc_set_clock_group \
         -name tx
                                     Name of clock group
         -clocks {txclk}
                                     Name of clock in the clock
                                       group
6
     cdc_set_port rxclk \
                                     Name of port
         -direction input \
                                     Direction of port
         -type clock
                                     Type of port
7
     cdc_set_clock_group \
         -name rx
                                     Name of clock group
         -clocks {rxclk}
                                     Name of clock in the clock
                                       group
```




Figure 16—Clock definition A

11

10

8

1 Figure 17 depicts three asynchronous clocks txclk, rxclk, and newclk.

```
2
    3
    cdc_set_clock_group \
        -name tx \ Name of clock group
-clocks {txclk} \ Name of clock in the clock group
4
    cdc_set_clock_group \
        _set_clock_group \
-name rx \ Name of clock group
-clocks {rxclk} Name of clock in the clock group
5
    6
     cdc_set_clock_group \
       -name new \ Name of clock group -clocks {newclk} Name of clock in the clock group
7
8 For cdc set clock group, refer to 4.7.
```




Figure 17—Clock definition B

2

1 Figure 18 depicts three clocks txclk, rxclk, and newclk. In this example, txclk and newclk are 2 asynchronous to rxclk, but txclk and newclk are synchronous to each other.

```
3
     cdc set port txclk \
                                 Name of port
        -direction input \
                                 Direction of port
        -type clock
                                 Type of port
4
                              Name of port
     cdc_set_port newclk \
                                 Direction of port
        -direction input
                                 Type of port
         -type clock \
5
     cdc_set_clock_group \
        -name tx \
                                Name of clock group
        -clocks {txclk newclk} Names of clocks in the clock group
6
     cdc_set_clock_group \
        -name tx \
                                Name of clock group
        -clocks {txclk newclk} Names of clocks in the clock group
7
     cdc set port rxclk \
                               Name of port
                               Direction of port
        -direction input \
        -type clock
                                 Type of port
8
     cdc_set_clock_group \
                           Name of clock group
Name of clock in the clock group
        -name rx
         -clocks {rxclk}
```




Figure 18—Clock definition C

3

2

14.7 Clock relationships

2 The command set cdc clock group is used to clearly define clock relationships in terms of 3 synchronicity. The default assumption for CDC is that clocks are asynchronous to each other. Any two 4 clocks that are members of a common CDC clock group are considered synchronous.

5 The command set cdc clock group supports an optional attribute -name. If names are assigned to 6 CDC clock groups, the names must be unique. Even if a clock group is a transitive continuation of others, it 7 shall have a unique name. This approach avoids synchronicity relations between groups with the same name 8 that may appear distributed over the abstracted model. Instead of introducing several groups with equal 9 names, merge them into one group with a unique name. The -name's space is local to an IP.

10 In the following example, the same synchronicity relation is described by different grouping and naming of 11 the CDC clock groups. When expanding the groups to the set of all pairs of clocks that you can build from 12 the group members, you receive the same set in both cases. In other words, both the example of one group 13 and the example of three groups listed below are equivalent. Despite having three different group names, all 14 {clk1; clk2; clk3; clk4} are synchronous to each other.

```
15 In one group:
```

```
16
```

```
cdc set clock group
          -name sys clk domain \
                                           Name of clock group
          -clocks {clk1 clk2 clk3 clk4} Names of clocks in the clock group
17 In three groups:
18
      cdc set clock group
          -name center_and left \
                                           Name of clock group
          -clocks {clk1 clk2 clk3}
                                             Names of clocks in the clock group
19
      cdc set clock group
          -name center_and right \
                                             Name of clock group
          -clocks \{clk\overline{2}\ cl\overline{k}3\ clk4\}
                                             Names of clocks in the clock group
20
      cdc set clock group
           -name balanced branches
                                             Name of clock group
           -clocks {clk1 clk4}
                                             Names of clocks in the clock group
```

21 The usage of the groups in the context of CDC checks does not depend on preprocessing for merging or 22 expansion of the groups but can also keep them as given by the abstracted model. An EDA tool could 23 designate how to merge or expand these groups for top-level consumption.

24 The synchronicity relation of clocks {A, B, C} is reflexive (A sync to A) and symmetrically (A sync to B 25 means B sync to A). In most applications, it is also transitive:

```
A sync to B and B sync to C means A sync to C.
26
```

27 In this case, the largest possible sets of synchronous clocks are disjoint; i.e., after merging the CDC clock 28 groups as far as the synchronicity allows, each clock appears in exactly one of the CDC clock groups.

2 However, there are also applications with a non-transitive synchronicity of clocks, e.g, a root clock driving 3 two generated clocks with "odd" division factors (large value for least common multiple) or two generated 4 clocks that propagate to branches of the clock tree with a large physical distance. In both cases, it may be 5 very expensive to implement synchronous timing arcs between the generated clocks, so instead, they may be 6 considered as asynchronous to each other.

7 In cases of non-transitive synchronicity, the largest possible sets of synchronous clocks are maximum sets of 8 compatibility that may have common members. However, it is not required to find these largest possible 9 sets. Subsets and even pairs can describe the same synchronicity relation. The above-mentioned groups 10 center_and_left and center_and_right without the last group balanced_branches are an 11 example for a non-transitive synchronicity relation. clk1 and clk4 can be understood as non-balanced 12 branches of the clock tree. Refer to Figure 22 for an example of a non-transitive use model.

13 The following examples show different cases of synchronicity. Blue solid arrows denote synchronous clock 14 relationships. Red dashed arrows denote asynchronous clock relationships.

15 Figure 19 depicts three clocks. All are pairwise synchronous to each other so that they build a common clock 16 group.

gclk0 gclk1

Figure 19—One clock domain

19 20

18

1 Figure 20 depicts two clock groups. The clock clk builds a group on its own because it is asynchronous to 2 the other two clocks.

5

4




Figure 20—Two clock domains

7

1 Figure 21 depicts three clocks that are all pairwise asynchronous to each other so that every clock builds an 2 individual clock group.

```
3
     cdc_set_clock_group \
                            Name of clock group
         -name domain_c \
         -clocks {clk}
                                    Name of clock in the clock group
4
     cdc_set_clock_group \
         -name domain_0 \
                                   Name of clock group
         -clocks \{gclk0\}
                                    Name of clock in the clock group
5
     cdc_set_clock_group \
                                 Name of clock group
         -name domain 1 \
         -clocks \{gcl\overline{k}1\}
                                    Name of clock in the clock group
```




Figure 21—Three clock domains

9

8

6

1 Figure 22 depicts a non-transitive synchronicity between three clocks. The root clock clk is synchronous to 2 both generated clocks gclk0 and gclk1, but these are asynchronous to each other. The root clock clk 3 appears as a member in both clock groups, whereas gclk0 and gclk1 do not appear in a common group. 4 Both clock groups are described as maximum compatibility sets of clocks.

clk

gclk0

Figure 22—Two clock domains

gclk1

10

9

5

7

14.8 Failure modes

2 This section shows attributes that may help a tool detect failure modes and their reasons in cases where an 3 abstracted block is integrated into an encompassing design.

4 Figure 23 depicts the propagation of metastability with a mean time before failure (MTBF) that is too low. 5 The failure is due to a missing synchronizer. This scenario assumes that cin1_i has an asynchronous 6 driver. This failure mode can occur at ports of type data or of type cdc_control, which are described in 7 the following models.

9 Independent from the example above, the port cin1_i in Figure 23 could be described as a 10 cdc control input (the synchronized data is not represented in the diagram):

```
cdc_set_port cin1_i \ Name of port
-direction input \ Direction of port
-type cdc_control Type of port
-cdc_data_from_clock VCLK External clock driving this port
-associated_to_clocks clk1_i Internal receiver's clock domains for multiple fanouts of port cin1 i
```

12 In both examples above, the encompassing design in <u>Figure 23</u> introduces a CDC violation. The driver is 13 related to clk2 but should be related to clk1.

14 For a description of the related testcase, refer to Annex B.




Figure 23—Failure mode due to missing synchronizer

1 Figure 24 depicts the propagation of an intermediate (random or metastable) data value. The failure is due to 2 a missing cdc_control.

5 The encompassing design in Figure 24 introduces a CDC violation. The driver is related to clk2. Instead, 6 the input signal should toggle related to clk1.

7 For a description of the related testcase, refer to Annex B.

8




Figure 24—Failure mode due to missing synchronized control

10

1 Figure 25 depicts an asynchronous deassertion of an asynchronous reset (CDC on reset tree). The failure is 2 due to a missing reset synchronizer.

```
3
     cdc set module mod0
                                          Name of module
4
     cdc set port rst i
                                          Name of port
         -direction input
                                        Direction of port
         -type async_reset
                                        Type of port
         -associated_to_clocks clk1_i \
                                         Internal receiver's clock domains for
                                           multiple fanouts of port rst i
         -polarity low
                                          Active low asynchronous reset
5
     cdc set module driver
                                          Name of module
6
     cdc set port out
                                          Name of port
     -direction output
                                          Direction of port
     -type async reset
                                          Type of port
     -associated_from_clocks clk2 \
                                          External driver clock domain
                                          Active low asynchronous reset
     -polarity low
```

7 For a description of the related testcase, refer to Annex B.

rstlocal mod0

F1

RN

clk2

rstsystem

F2

anything but a 2nd sync stage

Figure 25—Failure mode due to missing reset synchronizer

10

9

1 We cannot have combo logic that can glitch, for instance, on a clock or a reset tree. Figure 26 shows that if 2 the combo logic can glitch on the clock or reset network, there will be a violation.

8 NOTE—The attribute -logic combo describes a potentially glitching combinatorial logic. The attribute -logic 9 glitch_free_combo describes the opposite.

10 For a description of the related testcase, refer to Annex B.




Figure 26—Failure mode due to combo logic driving clock/reset

3

2

15. Support for RDC verification

2 This clause details output requirements for IP with multiple resets from the top level and RDC control within 3 and outside the IP. See <u>Table 1</u> for the supported RDC attributes along with their domain, type, accepted 4 values, whether they are mandatory, and clarifying comments.

5 To support RDC interface verification, the CDC attribute tables (See <u>Clause 4</u>) have been updated with the 6 following content beginning with the CDC LRM version 0.3.

- 7 a) New Domain
- 1) set_reset_group: Defines the reset relation. There are no RDC violations between resets that appear together in the same reset group.
- 10 b) New attributes

13

14

15

16

17

- 1) -rdc_control: Defines the RDC control or net that is associated with the data port to avoid a timing violation on RDC.
 - 2) -rdc_data_from_reset: Defines the source reset of RDC, i.e., start point of the sequential's reset. This attribute shall be used together with -rdc_control. This is the source reset being blocked by -rdc control.
 - 3) -rdc_data_to_reset: Defines the destination reset of RDC, i.e., the end point of the sequential's reset. This attribute shall be used together with -rdc control.
- 4) -rdc_data_to_clock: Defines the destination clock of the RDC end point of the sequential's clock. This attribute shall be used together with -rdc_control. This is the destination clock being gated by -rdc_control.
- 5) -rdc_clock_gate_location: Defines the location of the clock gate, i.e., whether it is internal or external. This attribute shall be used together with -rdc data to clock.
- 6) -associated from reset: Defines the source reset of a port.
- 7) -associated_to_reset: Defines the destination reset of a port.
- 25 c) New Values
- 26 1) rdc_control for the -type attribute: Defines the RDC control. The usage for this attribute is the same as cdc_control.
- 28 2) virtual_reset for the -type attribute: Defines a virtual reset. The usage for this attribute is the same as virtual clock.

30 The usage of the new additions will be described with scenarios in the following sections.

31 5.1 Requirements for IP with control outside the IP

32 This section describes support for RDC verification at the top level without re-abstracting output collateral 33 of the IP. It is assumed that when the output collateral for the IP is generated, the IP does not have any 34 knowledge of the number of resets driving the IP's interface reset ports.

35 5.1.1 Scenario 1

36 This section describes support for an RDC interface at the top level without the need to read and process the 37 RTL of the IP as shown in <u>Figure 27</u>. The IP shall capture the following information in its output collateral 38 for the top-level interface RDC verification. The code in the example below describes mod1.

```
cdc_set_port a \ Name of port
-direction input \ Direction of port
-type data \ Type of port
-logic internal_sync \ Internal synchronizer
-associated_from_clocks clk \ External driver's clock domain
-associated to clocks clk \ Internal receiver clock
```

mod1

F1

F2

F3

rstb

Figure 27—External rstb with internal synchronization logic

5 When the IP is integrated by the top-level logic as shown in <u>Figure 27</u>, the connectivity, clock domain, and 6 reset domain of the IP at the top shall match the IP's modeling. As such, the following shall be checked by 7 the tool:

- 8 When a receiving port has a synchronizer property, any RDC can be ignored because the synchronizer is 9 present within the IP. In <u>Figure 27</u>, port a of the IP is a receiving port connected to the input of the 10 synchronizer.
- 11 If the IP and top have mismatches, the tool can report them to the user for investigation during the top-level 12 verification.
- 13 For a description of the related testcase, refer to Annex B.

14 5.1.2 Scenario 2

1

2

3

4

15 This section describes support for an RDC interface at the top level without the need to read and process the 16 RTL of the IP as shown in <u>Figure 28</u>. The IP shall capture the following information in its output collateral 17 for the top-level interface RDC verification.

1

4

5

6

```
cdc_set_port b
                                                 \ Name of port
         -direction input
                                                 \ Direction of port
         -type data
                                                    Type of port
         -associated from clocks clk
                                                    External driver clock domain
         -associated from reset virtual reset b \ External driver reset,
                                                     virtual to the block
         -associated to reset rstb2b
                                                   Internal receiver reset
         -associated to clocks clk
                                                    Internal receiver clock
2
     cdc set port rstb2b
                                                    Name of port
                                                    Direction of port
         -direction input
         -type async reset
                                                    Type of port
         -polarity low
                                                   Active low asynchronous reset
         -associated from clocks clk \
                                                    External driver clock domain
         -associated to clocks clk
                                                    Internal receiver clock
3
     cdc set port virtual_reset_b \
                                                    Name of port
         -direction input
                                                    Direction of port
         -type virtual reset
                                                    Type of port
```




Figure 28—rstb2b of IP with associated reset

7 When the IP is integrated by the top-level logic as shown in <u>Figure 28</u>, the connectivity, clock domain, and 8 reset domain of the IP at the top shall match the IP's modeling. As such, the following shall be checked by 9 the tool:

10 a) The top level's reset and clock signals for port b of IP shall align with the IP's assumptions to
11 ensure there are no CDC or RDC issues. Specifically, the tool shall compare the reset domain of
12 rstb with that of the receiver reset rstb2b of IP. It is essential to ensure that rstb2b occurs
13 before rstb to maintain the correct reset sequence, which is critical for the stable operation of
14 sequential elements within the design.

- b) If the design constraints guarantee that rst2b precedes rstb, or if rst2b of IP is properly connected at the interface level to rstb, there will be no RDC violations. Thus, if these conditions are met, no synchronization is necessary.
- 4 If the IP and top have mismatches, the tool can report them to the user for investigation during the top-level 5 verification.

6 5.1.3 Scenario 3

13

14

7 Figure 29 captures how the RDC interface is managed when the control is handled outside the IP with port C 8 being driven by logic from reset qualifier rdcq. This section describes support for an RDC interface at the 9 top level without the need to read and process the RTL of the IP. The IP shall capture the following information 10 in its output collateral for the top-level interface RDC verification.

```
11
      cdc set port c
                                         Name of port
          -direction input
                                         Direction of port
          -type data
                                         Type of port
          -associated from clocks ck \
                                         External driver clock domain
          -associated to clocks ck
                                         Internal receiver clock
12
      cdc set port ck
                                         Name of port
          -direction input \
                                         Direction of port
          -type clock
                                         Type of port
```




Figure 29—External rdcq on the data signal of the IP

15 When the IP is integrated by the top-level logic as shown in <u>Figure 29</u>, the connectivity, clock domain, and 16 reset domain of the IP at the top shall match the IP's modeling. As such, the following shall be checked by 17 the tool:

18 a) The external RDC qualifier rdcq shall ensure there is no RDC from the receiving port c of IP to
19 the rx flop of IP at the top level due to a reset qualifier at the data pin. When rstb is asserted at
20 the top level, it is blocked by rdcq, eliminating the need for an additional RDC qualifier at the IP
21 level.

- b) Upon integrating this IP at the top level, it is crucial to have an RDC qualifier to manage the RDC
 from rstb to the receiving port c of IP. The rdcq signal effectively blocks the RDC, and this
 mechanism is modeled as an RDC qualifier/control at the top level.
- 4 If the IP and top have mismatches, the tool can report them to the user for investigation during the top-level 5 verification.

6 5.1.4 Scenario 4

14

15

7 Figure 30 captures using a reset qualifier on a clock signal. It is crucial to ensure that the data port receives 8 the clock signal that has been properly qualified by the reset. This section describes support for an RDC 9 interface at the top level without the need to read and process the RTL of the IP. The IP shall capture the 10 following information in its output collateral for the top-level interface RDC verification.

```
11
      cdc set port d
                                       Name of port
          -direction input
                                       Direction of port
          -type data
                                      \ Type of port
          -associated from clocks ck \ External driver clock domain
          -associated to clocks ck
                                        Internal receiver clock
12
      cdc set port ck
                                        Name of port
          -direction input \
                                        Direction of port
          -type clock
                                        Type of port
13
```




Figure 30—External rdcq on the clock signal of the IP

16 When the IP is integrated by the top-level logic as shown in <u>Figure 30</u>, the connectivity, clock domain, and 17 reset domain of the IP at the top shall match the IP's modeling. As such, the tool shall verify that the data

1 port is correctly receiving the reset-qualified clock signal. Since the clock ck is present in the IP and is the 2 driver of receiving port d of IP, it is essential to use this information for top-level analysis. Knowing that 3 ck of IP is gated before rstb is asserted ensures no internal RDC violations occur.

4 If the IP and top have mismatches, the tool can report them to the user for investigation during the top-level 5 verification.

6 5.2 Requirements for IP with control within the IP

7 This section describes the necessary interface information for an IP design that has RDC control within the 8 IP and multiple resets driven from the top level. It is assumed that when the output collateral for the IP is 9 generated, the IP has no knowledge of the number of resets that drive the IP's interface reset ports. Five 10 scenarios will be presented in this section with usage for the attributes introduced in the CDC LRM version 11 0.3.

12 5.2.1 Scenario 1

16

13 This section describes support for an RDC interface at the top level without the need to read and process the 14 RTL of the IP as shown in <u>Figure 31</u>. It is recommended for the IP to capture the following information in its 15 output collateral for the top-level RDC interface verification.

```
cdc set port rstb
                                       Name of port
         -direction input
                                       Direction of port
                                    \ Type of port
         -type async_reset
         -polarity low
                                   \ Active low asynchronous reset
         -associated from clocks clkx \ External driver clock domain
         -associated to clocks clkx
                                      Internal receiver clock
17
                                       Name of port
     cdc set port rstx
         -direction input
                                    \ Direction of port
                                    \ Type of port
         -type async reset
                                    \ Active low asynchronous reset
         -polarity low
         -associated_from_clocks clkx \setminus External driver clock domain
         18
                                       Name of port
     cdc set port rdcq
         -direction input
                                      Direction of port
                                     Type of port
         -type rdc control
                                    \ Source reset port of RDC (start point
         -rdc_data_from_reset rstb
                                       of sequential's reset)
         -rdc data to reset rstx
                                      Destination reset port of RDC (the end
                                        point of sequential's reset)
                                   External driver clock domain
         -associated to clocks clkx
19
     cdc_set port clkx
                                  Name of port
                                  Direction of port
         -direction input \
         -type clock
                                   Type of port
```




Figure 31—rstb of IP driven by multiple resets

2

4-associated_to_clocks for cdc_set_port rstb and cdc_set_port rstx conveys 5 information used by the IP to ensure there is no reset deassertion issue within the IP. Although this 6 information is not needed for RDC interface modeling, it is needed for CDC interface verification. It is 7 illustrated in this example because the output collateral covers interface information needed for both CDC 8 and RDC verification.

9 With -associated_from_clocks and -associated_to_clocks information for 10 cdc_set_port rstb and cdc_set_port rstx respectively, this indicates that the signal driving 11 the async reset pin is synchronous to the receiver flop's clock. EDA tools may determine how much 12 information will be generated for the IP's output collateral.

13 -type rdc_control was added to the CDC LRM version 0.3 to support RDC modeling. The usage is 14 similar to that of cdc_control, which was introduce in the CDC LRM version 0.1. The only difference is 15 that rdc_control is use for blocking RDC instead of CDC.

16 Along with the introduction of the -type rdc_control attribute, the following four new attributes are 17 also added: -rdc_data_from_reset, -rdc_data_to_reset, -rdc_data_to_clock, and 18 -rdc_clock_gate_location. These attributes are used with -type rdc_control to describe the 19 blocking conditions. For example,

2 The command above specifies that rdcq is an RDC control signal that is used to block any RDC from 3 rstb to rstx. The signal rdcq goes into the clkx domain in mod1.

```
4 The usage of -rdc_data_to_clock and -rdc_clock_gate_location is shown in Scenario 2 5 (see 5.2.2).
```

6 When the IP is integrated by the top-level logic as shown in <u>Figure 31</u>, the connectivity, clock domain, and 7 reset domain of the IP at the top shall match the IP's modeling. As such, the following shall be checked by 8 the tool.

- 9 a) The top level's reset for rdcq is aligned with the IP's assumption such that rdcq is driven by a reset that is in the same reset domain as the IP.rstx.
- 11 b) The top level's clock for rdcq is aligned with the IP's assumption such that rdcq is driven by a clock that is in the same clock domain as IP.clkx.
- 13 c) Based on the reset relationship at the top level, the following assumption shall be true at the top level:

15 If the IP and top have mismatches, the tool can report them to the user for investigation during the top-level 16 verification.

17 For a description of the related testcase, refer to Annex B.

18 **5.2.2 Scenario 2**

22

19 This section describes support for an RDC interface at the top level without the need to read and process the 20 RTL of the IP as shown in <u>Figure 32</u>. It is recommended for the IP to capture the following information in its 21 output collateral for the top-level RDC interface verification.

```
1
     cdc_set_port rdcq
                                                     \ Name of port
          -direction input
                                                        Direction of port
          -type rdc_control
                                                        Type of port
          -rdc_data_from_reset rstb
                                                        Source reset port of RDC
                                                          (start point of
                                                         sequential's reset)
          -rdc data to clock clkx
                                                        Destination clock port of
                                                         RDC (end point of
                                                          sequential's clock)
          -rdc_clock_gate_location external
                                                     \ Location of the clock gate
                                                         cell
          -associated_to_clocks clkx \ Internal receiver cloc-associated_from_reset virtual_reset_rdcq External driver reset,
                                                        Internal receiver clock
                                                          virtual to the block
2
                                                        Name of port
     cdc_set_port clkx
                                                         Direction of port
          -direction input \
          -type clock
                                                         Type of port
3
                                                        Name of port
      cdc_set_port virtual_reset_rdcq
          -direction input
                                                        Direction of port
          -type virtual reset
                                                         Type of port
```

4




Figure 32—rstb of IP driven by multiple resets. Destination flop has no async reset pin

2 When -rdc_data_from_reset and -rdc_data_to_clock are used together with -type 3 rdc_control, they specify that when the source reset (the reset specified with 4-rdc_data_from_reset) goes into reset, it is expected that the RDC endpoint's flop's clock (the clock 5 specified with -rdc_data_to_clock) shall be gated to prevent metastability. 6-rdc_clock_gate_location defines the location of the clock gate cell. In this Scenario 2 example, 7 the IP expects clkx to be gated by the SoC. The attribute -associated_from_reset is intended for 8 use by the top level to ensure there is no RDC from the reset specified by -associated_from_reset 9 to the RDC endpoint's flop in the IP after integration.

10 When the IP is integrated by the top-level logic as shown in <u>Figure 32</u>, the connectivity, clock domain, reset 11 domain, clock, and reset relationship of the IP at the top level shall match the IP's modeling. As such, the 12 following shall be checked by the tool.

13 a) The top level's reset and clock for rdcq is aligned with the IP's assumption such that when the reset
14 from rdcq is asserted, the clock for the IP, i.e., IP.clkx shall be gated.

15

16 17

18

21

22

The following interface information from the IP indicates that IP.rdcq is expecting IP.clkx to gate when the reset that drives IP.rdcq is asserted.

cdc set port rdcq \ Name of port -direction input \ Direction of port -type rdc_control \ Type of port \ Source reset port of RDC -rdc data from reset rstb (start point of sequential's reset) \ Destination clock port of -rdc data to clock clkx RDC (end point of sequential's clock) -rdc clock gate location external \ Location of the clock gate cell -associated to clock clkx \ Internal receiver clock -associated_from_reset virtual_reset_rdcq External driver reset of the port.

19 b) Based on the reset relationship at the top level, the following assumption shall be true at the top level.

```
cdc set port rdcq
                                             Name of port
   -direction input
                                           Direction of port
   -type rdc_control
                                           Type of port
   -rdc_data_from_reset top.rst1 top.rst2 \ Source reset of RDC (start
                                         \ point of sequential's
\ reset)
                                           Destination clock port of
   -rdc data to clock top.clkx
                                             RDC (end point of
                                              sequential's clock)
   -rdc clock gate location external
                                         \ Location of the clock gate
   -associated_from_clocks top.clkx
                                         \ External driver clock domain
                                         \ Internal receiver clock
   -associated_to_clocks top.clkx
   -associated from reset top.rst3
                                           External driver reset of the
                                               port
```

cdc_set_port rdcq shall block the RDC before top.rst1 and top.rst2 assert.

1 If the IP and top have mismatches, the tool can report them to the user for investigation during the top-level 2 verification.

3 For a description of the related testcase, refer to Annex B.

4 5.2.3 Scenario 3

5 This section describes support for an RDC interface at the top level without the need to read and process the 6 RTL of the IP shown in <u>Figure 33</u>. It is recommended for the IP to capture the following information in its 7 output collateral for the top-level RDC interface verification.

```
8
     cdc set port a
                                          \ Name of port
        -direction input
                                         \ Direction of port
        -associated to clocks clkx
                                           Internal receiver clock
9
     cdc set port rstb
                                           Name of port
        10
                                          \ Name of port
     cdc set port rdcq
                                          \ Direction of port
        -direction input
        -type rdc_control
                                          \ Type of port
                                          \ Source reset of RDC (start
        -rdc data from reset rstb
                                             point of sequential's
reset)
                                            Destination clock port of
        -rdc data to clock clkx
                                             RDC (end point of
                                              sequential's clock)
                                          \ Location of the clock gate
        -rdc clock gate location external
                                             cell
                                          \ Internal receiver clock
        -associated to clock clkx
        -associated from reset virtual reset rdcq  The driver reset of the port
                                             Name of port
     cdc set port clkx
        -direction input \
                                            Direction of port
        -type clock
                                             Type of port
12
     cdc set port virtual_reset_rdcq \
                                            Name of port
Direction of port
        -direction input
                                            Type of port
        -type virtual reset
```

```
1

cdc_set_port virtual_reset_a \ Name of port
-direction input \ Direction of port
-type virtual_reset Type of port

2

set_reset_group \ Definition of the reset relation
-name reset_domain_1 \ Name of the reset domain
-reset {virtual_reset_a; rstb} Names of the resets
```

3

4

rst1

F1

F2

RN

rst2

rdcq

rdcq

rdcq

rlcdcq

rst3

Figure 33—rstb of IP is controlling a flop that is driven by multiple resets

6 Scenario 3 shows the modeling of a data path in IP to support RDC interface verification. Within the IP, 7 cdc_set_port a is a pure data path. To enable the RDC interface, both the driver and the receiver's 8 reset information shall be modeled at the interface; hence, -associated_from_reset and 9-associated_to_reset are used. For example, 10

2 The set_reset_group attribute above indicates that RDC from virtual_reset_a to rstb is safe 3 from metastablity issues. When the IP is integrated with the top-level logic as shown in Figure 33, the 4 connectivity, clock domain, reset domain, clock, and reset relationship of the IP at the top level shall match 5 the IP's modeling. As such, the following shall be checked by the tool.

The top level's reset and clock for IP.a aligns with the IP's assumption, so there will be no CDC or RDC. There shall be no RDC violation from top.rst1 and top.rst2 to top.rst3 such that the following assumption shall be true at the top level.

top.rst3 shall belong to the same reset domain as top.rst1 and top.rst2.

b) When mapped to the top level, when the driver of virtual_reset_a asserts, it is expected that top.clkx will be gated to fulfill the requirement of the IP's assumption.

```
cdc set port rdcq
                                              Name of port
   -direction input
                                              Direction of port
   -type rdc control
                                             Type of port
   -rdc data from reset rstb
                                             Source reset of RDC (start
                                              point of sequential's
                                                reset)
                                             Destination clock port of
   -rdc data to clock clkx
                                               RDC (end point of
                                                sequential's clock)
   -rdc clock gate location external \
                                            Location of the clock gate
   -associated to clocks clkx
                                               cell
   -associated from clock clkx
                                             External driver clock domain
   -associated from reset virtual reset rdcq  The driver reset of the port
```

If the IP and top have mismatches, the tool can report them to the user for investigation during the top-level verification.

17 For a description of the related testcase, refer to Annex B.

18 5.2.4 Scenario 4

9

10

11 12

13 14

19 This section describes support for an RDC interface at the top level without the need to read and process the 20 RTL of the IP shown in <u>Figure 34</u>. It is recommended for the IP to capture the following information in its 21 output collateral for the top-level RDC interface verification.

```
1
                                             \ Name of port
    cdc set port a
                                             \ Direction of port
\ Type of port
         -direction input
         -type data
        -associated_from_clocks clkx
                                             \ External driver clock domain
        -associated_from_reset virtual_reset_a \ The driver reset of the port
        -associated_to_reset_rstb
                                             \ The receiver reset of a port
        -associated to clocks clkx
                                             \ Internal receiver clock
        -logic combo
                                               Port has combo logic on path
                                                  to register
2
     cdc set port rstb
                                    \ Name of port
        -direction input
                                   \ Direction of port
        -type async reset
                                   \ Type of port
                                  \ Active low asynchronous reset
        -polarity low
        -associated_from_clocks clkx \ External driver clock domain
        3
     cdc set port rdcq
                                                \ Name of port
        -direction input
                                                \ Direction of port
                                                \ Type of port
        -type rdc_control
        -rdc_data_from_reset virtual_reset_a
                                                \ Source reset of RDC (start
                                                \ point of sequential's
                                                     reset)
                                                -rdc_data_to_reset rstb
                                                  (the end point of
                                                  sequential's reset)
        -rdc data to clock clkx
                                                \ Destination clock port of
                                                \ RDC (end point of
                                                   sequential's clock)
        -rdc_clock_gate_location internal
                                                \ Location of clock gate
                                                   cell
                                                \ Internal receiver clock
         -associated to clocks clkx
                                                \ External driver reset of
        -associated_from_reset virtual_reset_rdcq \
                                                  the port
                                                \ Ports controlled by rdcq
        -associated inputs a
4
                                    Name of port
Direction of port
     cdc_set_port clkx \
        -direction input \
        -type clock
                                       Type of port
6
                                   Name of port
Direction of port
     cdc_set_port virtual_reset_a \
        -direction input \
-twne virtual reset
         -type virtual_reset
                                       Type of port
7
     cdc_set_port virtual_reset_rd \
                                       Name of port
         -type virtual_reset
                                       Type of port
```




Figure 34—rdcq is gating the interface clock

3 Without the rdcq modeling shown in Figure 34, RDC from virtual_reset_a to rstb would have 4 been a violation within the IP because there is no definition of a relationship between these two resets. The 5 rdcq modeling indicates that rdcq will be used to block RDC for cdc_set_port a if the source reset 6 is from virtual_reset_a and the destination reset is rstb where the RDC's endpoint clock will be 7 gated with internal clock gating present in the IP.

8 If the same RDC control has been used by multiple ports, -associated_input can have a list of ports. 9 Figure 34 shows an example where only port a has used the rdc_control.

10 When the IP is integrated by the top-level logic as shown in Figure 34, the connectivity, and clock domain of 11 the IP at the top level shall match the IP's modeling. As such, the followings shall be checked by the tool.

- 12 a) The clock domain and reset domain for IP.rstb and IP.rdcq shall retain the same domains at the top level.
- 14 b) IP.clkx shall be gated by rdcq before the assertion of the top-level rst1 or rst2.

15 For a description of the related testcase, refer to Annex B.

1 5.2.5 Scenario 5

2

3




Figure 35—Internal rdcq

Figure 35

4 This scenario is not supported in the CDC v0.5 LRM. Because F2, which is the RDC control from 5 IP.rstb to IP.rstx resides within the IP, there is no interface port available for the RDC interface for 6 the top-level RDC verification. To verify this kind of design, the RDC control information shall be made 7 available at the interface.

- 8 This will be a future focus for the CDC WG.
- 9 For a description of the related testcase, refer to Annex B.

16. CDC TCL format

- 2 This clause describes the CDC format that is based on TCL language for CDC specification from an output 3 collateral perspective. It is assumed that users have one file per block/module in which users can specify the
- 4 CDC attributes for ports of that module and users can also specify clock groups. We expect to add further
- **5** commands for input collateral going forward. This clause describes the syntax and semantics for each CDC **6** command.
- 7 NOTE—The TCL described here is case sensitive.
- 8 It is expected that EDA tools should process the CDC specification in case-sensitive TCL format and 9 generate corresponding IP-XACT collateral. Similarly, there could be a requirement for generating TCL 10 specification of CDC from IP-XACT.

11 6.1 cdc_set_module

12

Purpose	Indicates the module/block for which CDC specification is provided in further commands. It is specified in the beginning of a file.	
Syntax	cdc_set_module module-name	
Arguments	module-name The name of the module for which CDC specification is being created.	
Return value	Returns an empty string if successful or raises a TCL_ERROR if not.	

13 This command allows users to indicate the module/block name for which CDC specification is being 14 provided in a file. The subsequent commands are applicable to the module that is specified as *module-name* 15 in the cdc set module command.

16 There will be an error if *module-name* is not specified or does not exist in the design.

17 6.1.1 Syntax example

```
# Set a module for CDC specification
cdc_set_module ALU
# other CDC commands
...
```

22 6.2 cdc_set_port

Purpose	Sets the attributes of a port of a module/block.
Syntax	<pre>cdc_set_port port-name -type port-type [-direction port-direction] [-polarity polarity]</pre>

Arguments	port-name	The name of the port for which CDC is specified.
	-type port-type	The type of a port, which can be data, clock, async_reset, or cdc_control.
	-direction port-direction	The direction of a port, which can be input, output, or inout. RTL already has direction, so it can be optional here, but it will be useful when the containing module is a black box or in the case of an inout port.
	-polarity polarity	Polarity is applicable for the async_reset port type only.
Return value	Returns an empty string if successful or raises a TCL_ERROR if not.	

1 This command allows users to set attributes of a port on a single line. The CDC attributes for a port are listed 2 in the Table 15 below.

3 There will be an error if:

- **4** a) port-name is not specified or does not exist in the module.
- $\begin{tabular}{ll} \bf 5 & b) & a module has not been set using the \verb|cdc_set_module| command. \\ \end{tabular}$
- 6 c) an attribute is specified for a particular type of port that is not applicable to that type of port.

76.2.1 Syntax example

```
# Set a module
8
9
     cdc set module ALU
10
     # Set attributes of a port
11
     cdc_set_port CLK -type clock -virtual_port p2 -frequency value ...
12
13
     cdc_set_port RegA -type data ...
14
15
     cdc_set_port RESET -type reset -polarity high ...
16
17
18
```

Table 15—CDC Port Attributes

Attribute	Туре	Values	Mandatory?
Name	string	{port name}	Mandatory
Direction	defined set	{input, output, inout}	Mandatory
Туре	defined set	{data, clock, async_reset, cdc_control}	Mandatory
Logic	defined set	{combo, inverter, glitch_free_combo, internal_sync}	Optional
cdc_data_from_clock	string	{clock name}	Optional

Table 15—CDC Port Attributes (continued)

Attribute	Туре	Values	Mandatory?
associated_from_clocks	; separated list	{clock-names}	Conditional
associated_to_clocks	; separated list	{clock-names}	Conditional
associated_from_reset	; separated list	{reset-names}	Optional
associated_to_reset	; separated list	{reset-names}	Optional
associated_inputs	; separated list	{ports}	Optional
associated_outputs	; separated list	{ports}	Optional
cdc_control	; separated list	{associated-ports}	Optional
cdc_control_setup	integer	value	Conditional
cdc_control_hold	integer	value	Conditional
sampling_edge	defined set	{pos, neg}	Conditional
Polarity	defined set	{high, low, low_high}	Conditional
Ignore	defined set	{blocked, hanging}	Optional
cdc_static	; separated list	{can be any, <clocks cdc_static="" is="" it="" to="" which="">}</clocks>	Optional
constant	; separated list	{binary, hex, and of any length}	Optional
gray_coded	Boolean	{true, false:default}	Optional
clock_period	string	{clock period}	Optional

16.3 cdc_set_clock_group

Purpose	Creates a clock group for a module/block.	
Syntax	<pre>cdc_set_clock_group [-name clock-group-name] -clocks {clock-name+}</pre>	
Arguments	-name clock_group_name	The name of the clock group. It is optional.
	-clocks clock-name+	TCL list consisting of one or more clock names that are synchronous to each other.
Return value	Returns an empty string if successful or raises a TCL_ERROR if not.	

³ This command allows users to set clock groups of synchronous clocks. A clock group can be specified as a

⁴ TCL list having one or more clock names that are synchronous.

1 There will be an error if one or more specified clock names do not exist in the design.

2 6.3.1 Syntax example

```
# Set a module
cdc_set_module ALU
# Set attributes of a port
cdc_set_port CLK -type clock -virtual_port p2 -frequency value ...

cdc_set_port RegA -type data ...

cdc_set_port RESET -type reset -polarity high ...
...
# set cdc clock group
cdc_set_clock_group -clocks {clk1 clk2}
```

14 6.4 cdc_set_param

15

Purpose	Defines a parameter within the scope of a module.	
Syntax	cdc_set_param -name parameter-name -type type [-value value] [-ignore ignore]	
Arguments	-name parameter-name	The name of the parameter. It is mandatory.
	-type type	Can be any of int/string/Boolean. It is optional. Default: int
	-value value	Value can be a string, number, or Boolean based on the type of the parameter.
	-ignore ignore	If true, the parameter is ignored. It flags an error if it is used in subsequent commands. By default, it is true if no value is specified.
Return value	Returns an empty string if successful or raises a TCL_ERROR if not.	

16 This command allows users to define parameters within the scope of a module.

17 There will be an error if:

- **18** a) parameter-name is not specified.
- 19 b) If parameter is ignored and still referred to in subsequent commands.

20 6.4.1 Syntax example

```
21  # Set a module
22  cdc_set_module ALU
23  # Set a parameter for the module
24  cdc_set_param -name MSB -type int -value 15
25  cdc_set_param -name LSB -type int -value 0
```

```
1
2     cdc_set_port RegA[MSB:LSB] -type data ...
```

17. CDC IP-XACT format

2 This section describes the IP-XACT format for CDC specification. It is an extension to the IP-XACT 3 standard. The IP-XACT standard allows users to capture some attributes related to components, ports, 4 clocks, and resets. Other attributes that are currently not part of the IP-XACT standard are defined as Vendor 5 Extensions. IP-XACT allows extending the standard using these vendor extensions. Vendor extensions for 6 CDC are defined as Accellera Vendor extensions at different elements in the design hierarchy. They are 7 described in detail in the following sections.

8 7.1 Top-level elements

9 The Accellera vendor extensions for CDC allows specifying the following sets of information:

10 - accellera:component

11 - accellera:wire

12 - accellera:componentInstance

13 This is demonstrated in the schema diagram in Figure 36.

14

15




Figure 36—Schema for top-level elements

16 7.2 Top element—accellera:wire

17 The top-level element accellera: wire is used to define an Accellera-specific wire port extension, 18 which contains the wire port CDC definition, accellera-cdc:wireCDCDef. The wireCDCDef 19 element allows defining one of the CDC port types, that is, data, clock, reset, or control as shown in the 20 schema diagram in Figure 37.

accellera-cdcdata

Additional information when the parent por represents a data signal - described using the inDisar qualifier

accellera-cdcdock

Additional information when the parent por represents a clock signal - described using the inDisar qualifier

Wire port extension.

Wire port dot extension.

Wire port dot extension.

CDC port types

Additional information when the parent port represents a reset signal - described using the inDisar port represents a reset signal - described using the inReset qualifier

accellera-cdc:dccControl | Additional information when the parent port represents a reset signal - described using the inReset qualifier

accellera-cdc:dccControl | Additional information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent port represents a cold control signal - described using the information when the parent por

Figure 37—Schema for accellera:wire

3 Each element of a wireCDCDef is defined as follows:

1

2

- 4 a) accellera-cdc:data describes the attributes of a data port type
- 5 b) accellera-cdc:clock describes the attributes of a clock port type
- 6 c) accellera-cdc:asyncReset describes the attributes of a reset port type
- 7 d) accellera-cdc:cdcControl describes the attributes of a CDC control port type
- 8 e) accellera-cdc:rdcControl describes the attributes of a CDC reset port type

9 7.3 Data port type—accellera-cdc:data

10 When a port represents a data signal, all attributes required for CDC are captured in the extension, 11 accellera-cdc:data, as shown in the schema diagram in <u>Figure 38</u>. Each element of the 12 accellera-cdc:data extension map to an attribute for the data port as defined in <u>Clause 4</u>, <u>Table 1</u>.




Figure 38—Schema for accellera-cdc:data

3 7.3.1 IP-XACT code for accellera-cdc:data

1

```
<ipxact:port>
4
        <ipxact:name>i data</ipxact:name>
5
6
        <ipxact:wire>
7
           <ipxact:direction>in</ipxact:direction>
8
           <ipxact:vector>
9
               <ipxact:left>7</ipxact:left>
               <ipxact:right>0</ipxact:right>
10
           </ipxact:vector>
11
12
        </ipxact:wire>
13
        <ipxact:vendorExtensions>
14
           <accellera-cdc:wire>
              <accellera-cdc:wireCDCDef>
15
```

```
<accellera-cdc:data>
1
2
                 <accellera-cdc:associatedFromClocks>
                    <accellera-cdc:clockPortReference>i clk</accellera-</pre>
        cdc:clockPortReference>
                 </accellera-cdc:associatedFromClocks>
              </accellera-cdc:data>
6
7
              </accellera-cdc:wireCDCDef>
8
           </accellera-cdc:wire>
       </ipxact:vendorExtensions>
9
    </ipxact:port>
```

11 7.4 Clock port type-accellera-cdc:clock

12 When a port represents a clock signal, the clock attributes for CDC are captured in the extension 13 accellera-cdc:clock as shown in the schema diagram in <u>Figure 39</u>. It allows specifying the 14 accellera-cdc:logic attribute in the accellera-cdc:clock extension.

15

16




Figure 39—Schema for accellera-cdc:clock

17 7.4.1 IP-XACT code for accellera-cdc:clock

```
18
     <ipxact:port>
         <ipxact:name>i clk</ipxact:name>
19
20
         <ipxact:wire>
              <ipxact:direction>in</ipxact:direction>
21
              <ipxact:qualifier>
22
23
                  <ipxact:isClock>true</ipxact:isClock>
24
              </ipxact:qualifier>
         </ipxact:wire>
26
         <ipxact:vendorExtensions>
             <accellera-cdc:wire>
27
                  <accellera-cdc:wireCDCDef>
28
29
                      <accellera-cdc:clock>
                          <accellera-cdc:logic>combo</accellera-cdc:logic>
30
                              <accellera-cdc:clock>
32
                  </accellera-cdc:wireCDCDef>
              </accellera-cdc:wire>
33
         </ipxact:vendorExtensions>
34
     </ipxact:port>
35
```

36 7.4.2 IP-XACT code for virtual accellera-cdc:clock

```
</ipxact:wire>
1
2
         <ipxact:vendorExtensions>
             <accellera-cdc:wire>
                  <accellera-cdc:wireCDCDef>
5
                      <accellera-cdc:clock>
                          <accellera-cdc:logic>internal</accellera-cdc:logic>
6
7
                      <accellera-cdc:clock>
8
                  </accellera-cdc:wireCDCDef>
             </accellera-cdc:wire>
9
10
         </ipxact:vendorExtensions>
11
     </ipxact:port>
```

12 7.5 Reset port type—accellera-cdc:asyncReset

13 When a port represents a reset signal, the reset attributes for CDC are captured in the extension, 14 accellera-cdc:asyncReset, as shown in the schema diagram in Figure 40. In addition to the 15 accellera-cdc:logic attribute in the accellera-cdc:asyncReset extension, there are 16 additional available attributes; e.g., polarity, associatedFromClocks, and 17 associatedToClocks as defined in Clause 4. Table 1.

18

19




Figure 40—Schema for accellera-cdc:asyncReset

20 7.5.1 IP-XACT code for accellera-cdc:asyncReset

```
21
     <ipxact:port>
22
        <ipxact:name>i_rst</ipxact:name>
23
        <ipxact:wire>
           <ipxact:direction>in</ipxact:direction>
24
25
           <ipxact:qualifier>
26
               <ipxact:isReset>true</ipxact:isReset>
27
           </ipxact:qualifier>
        </ipxact:wire>
28
29
        <ipxact:vendorExtensions>
30
           <accellera-cdc:wire>
31
               <accellera-cdc:wireCDCDef>
32
                  <accellera-cdc:asyncReset>
33
                     <accellera-cdc:associatedFromClocks>
                        <accellera-cdc:clockPortReference>i clk
35
                        </accellera-cdc:clockPortReference>
                     </accellera-cdc:associatedFromClocks>
36
                   <accellera-cdc:asyncReset>
37
38
                </accellera-cdc:wireCDCDef>
39
            </accellera-cdc:wire>
        </ipxact:vendorExtensions>
40
```

1 </ipxact:port>

27.6 Control port type—accellera-cdc:cdcControl and accellera-cdc:rdcControl

3 When a port represents a CDC or RDC control signal, the corresponding attributes are captured in the 4 extension accellera-cdc:cdcControl or accellera-cdc:rdcControl as shown in the 5 schema diagram in Figure 41. While attributes for CDC control signals are currently defined, the RDC 6 control attributes will be defined in a future version of the CDC LRM.

accellera-cdc:logic String value. Common registered, buffer, inverter. inernal, glitch-free-combo accellera-cdc:dataFromClock 🕀 Associates a cdc control to a clock domain where the data is coming from. accellera-cdc:associatedFromCloc... Clock domain of the driver of the CDC Control accellera-cdc:associatedToClocks 🕀 Clock domain of the receiver of the CDC accellera-cdc:cdcControl (----) accellera-cdc:associatedFromRes... Additional information when the Defines the driver reset of a port parent port represents a cdc control signal - identified using the is??? qualifier accellera-cdc:associatedToResets Defines the receiver reset of a port accellera-cdc:associatedInputs Used for feedthrough configuration who ne or more inputs reach one or more outputs: applicable to outputs.
Used also for the CDC control signal configuration to associate a cdc_control to a vector signal; applicable to inputs if considering a CDC control signal input. accellera-cdc:associatedOutputs Used for a feedthrough configuration where one or more outputs trace from one or more inputs: applicable to inputs. accellera-cdc:dataFromResets 🕀 Defines the source reset of the RDC; i.e., the start point's reset. This is the source reset being blocked by accellera-cdc:rdcControl accellera-cdc:dataToResets 🕀 Defines the destination reset of the RDC: i.e., the end point's reset. accellera-cdc:dataToClocks 🕀

8 Figure 41—Schema for accellera-cdc:cdcControl and accellera-cdc:rdcControl

9 7.6.1 IP-XACT code for accellera-cdc:cdcControl

```
<ipxact:direction>in</ipxact:direction>
1
2
        </ipxact:wire>
        <ipxact:vendorExtensions>
3
           <accellera-cdc:wire>
5
               <accellera-cdc:wireCDCDef>
                  <accellera-cdc:cdcControl>
6
7
                     <accellera-cdc:controlFromClock>
8
                        <accellera-cdc:clockPortReference>i clk
                        </accellera-cdc:clockPortReference>
9
10
                     </accellera-cdc:controlFromClock >
                  <accellera-cdc:cdcControl>
11
12
               </accellera-cdc:wireCDCDef>
           </accellera-cdc:wire>
13
14
        </ipxact:vendorExtensions>
15
     </ipxact:port>
```

16 7.7 Control port type—accellera-cdc:componentCDCDef

17 A component is a top element in IP-XACT encompassing bus interfaces, memory maps, models (views and 18 ports), power domains, parameters, etc. In CDC, there are clock groups that are associated with components. 19 The extension accellera-cdc:componentCDCDef is defined to capture the clock groups of a 20 component using the accellera-cdc:clockGroup extensions shown in the schema diagram in 21 Figure 42. It contains references to clock ports or phantom ports (virtual clock) in addition to name, 22 displayName, and description.

23

24




Figure 42—Schema for accellera-cdc:componentCDCDef

25 7.7.1 IP-XACT code for accellera-cdc:componentCDCDef

```
26
     <ipxact:component>
27
         <!-- Specify VLNV -->
28
         . . .
29
30
         <ipxact:vendorExtensions>
31
            <accellera-cdc:clockGroups>
32
               <accellera-cdc:clockGroup>
33
                  <accellera-cdc:name>grp clk</accellera-cdc:name>
34
                      <accellera-cdc:clockPortReference>i clk</accellera-</pre>
35
         cdc:clockPortReference>
36
                      <accellera-cdc:clockPortReference>j clk</accellera-</pre>
37
         cdc:clockPortReference>
38
                      <accellera-cdc:clockPortReference>k clk</accellera-</pre>
39
         cdc:clockPortReference>
40
               </accellera-cdc:clockGroup>
41
            </accellera-cdc:clockGroups>
```

- 1
- 2 </ipxact:component>

3 7.8 Accellera CDC Vendor Extensions SCRs

4 Accellera IP-XACT CDC vendor extensions shall obey the semantic consistency rules listed in <u>Table 16</u> to 5 be valid.

6

Table 16—CDC semantic consistency rules

Name	Rule	Single doc check	Notes
CDCPortReferenceExists	A port reference identified by clockPortReference, resetPortReference, inputPortReference, or outputPortReference shall match the name of an existing wire port.	Yes	
CDCClockPortReference	A clockPortReference shall reference an existing port that specifies the clock qualifier.	Yes	
CDCResetPortReference	A resetPortReference shall reference an existing port that specifies the reset qualifier.	Yes	
CDCInputPortReference	An inputPortReference shall reference an existing port that specifies the data qualifier with a direction of "in".	Yes	
CDCOutputPortReference	An outputPortReference shall reference an existing port that specifies the data qualifier with the direction of "out".	Yes	

18. SVA Requirements for black box CDC integrity verification

28.1 Overview

3 Black box CDC integrity verification refers to verifying the quality of CDC integration at the SoC level 4 where one or multiple IPs are integrated with a possibility of collateral from one or multiple EDA tools. The 5 CDC integrity within an IP must be performed using white box methods where the IP vendor is privy to 6 information related to the internal working of the IP and is not covered here. This clause details the 7 requirements to perform successful CDC integration at the SoC level using IP without the knowledge of its 8 internal working, based on the collateral provided by the IP provider. A few basic assumptions can be 9 formulated for an IP to perform black box CDC integrity verification:

- 10 The leaf-level IP is a black box.
- 11 The internal working of the IP is unknown except for provided CDC collateral.
- 12 The verification occurs at the IP port level.

13 A multi-bit crossing is related to an n-bit port enabled for crossing by single-bit of data synchronized either 14 internally inside the destination IP or externally at the SoC level. SVA must be written based on data change 15 at both of the ports. A single-bit crossing is related to a 1-bit port synchronized either internally (inside the 16 destination IP) or externally (at the SoC level). SVA may be written for black box-to-black box single-bit 17 crossings with external synchronization between the output port of the source IP and the input port of the 18 destination IP. The following categories can be covered under the current version of the LRM based on 19 available attributes.

20 The black box IP can be categorized as:

- 21 Black box with external synchronization.
- 22 Black box with internal synchronization.

23 The crossing type can be categorized as:

- 24 SoC glue logic to black box, single-bit crossing.
- 25 SoC glue logic to black box, multi-bit crossing.
- 26 Black box to black box, single-bit crossing.
- 27 Black box to black box, multi-bit crossing.

28 The crossing can further be categorized as:

29 — Open-loop crossing.

33

- 30 1) Single-bit data crossing.
- 2) Multi-bit data crossing with synchronization on the control signal.
- 32 Closed-loop handshake data crossing.
 - Single-bit data crossing from source domain synchronized into destination domain and one associated feedback signal from destination domain synchronized back into source domain.
- Multibit data crossing with control signal from source domain into destination domain and one associated feedback signal from destination domain synchronized into source domain.
- 37 Gray-coded data crossing.
- 38 1) Open-loop multibit data crossing.
- 2) Closed-loop multibit data crossing with synchronization on gray-coded signals from both domains.

1 The examples based on SoC glue logic to black box crossings can also be used to signify SoC with only one 2 IP. Black box level CDC verification cannot verify the integrity of crossings using a destination domain 3 control signal that enables the crossing due to its invisibility outside the black box. It can be grouped under a 4 black box with external synchronization only if the destination domain control signal is available at the 5 interface.

6 8.2 Sampling edge requirement

7 Any data crossing from one clock domain to another clock domain requires synchronization to reduce 8 propagation of possible metastability in the receiving clock domain. This is generally performed using an N-9 flop synchronizer where N signifies the number of flip flops constituting the synchronizer in the destination 10 domain. A 2-flop synchronizer is the most-used type, with the number increasing based on design 11 specifications or requirements. When one signal is being transmitted between clock domains through a 2-12 flop synchronizer, the signal should conservatively be wider than two destination clock cycles. This 13 requirement is the same for N-flop synchronizers where N > 2.

14 A more relaxed requirement can be created considering the edge triggering nature of the flop. If the 15 destination clock period is large enough, the crossing signal is required to be stable for at least one and a half 16 cycles of the destination clock period plus enough time to satisfy the setup and hold requirements of the flop. 17 This can be generalized for an N-flop synchronizer as the crossing signal should be stable for four clock 18 edges of the destination clock for an N-flop synchronizer. The type of activating edge of the first flop is 19 important to determine the minimum pulse width of the crossing signal.

20 In black box verification with internal synchronization, the edge requirement will directly help in 21 determining the amount of time the source data needs to be stable after the source control signal is toggled to 22 be disabling, to guarantee sampling of correct source data in the destination domain. It will also help with 23 data stability after the source control signal is toggled to be enabling but with more nuance depending on the 24 speeds of clocks participating in the crossing.

25 The port domain attribute -sampling_edge is used to define the active sampling edge of the first flop of 26 a synchronizer.

27 Figure 43 shows an internal synchronizer for an internal clock dest_clk, with an active positive edge 28 sampling.




Figure 43—Sampling edge requirement example

```
3
4

cdc_set_port src_data \
   -direction input \
   -logic internal_sync \
   -associated_to_clocks dest_clk \
   -sampling_edge pos
```

2

5

16

6 If the negative edge of the clock is used as an active sampling edge of the first flop of a synchronizer, then 7 the value of -sampling edge is neg.

8 8.3 Implementation headroom for a crossing

9 There exist timing differences between RTL and implemented gate netlists due to net and the transition 10 delay of physical standard cells and wires as well as signal buffering in the final implementation. The timing 11 of a signal at the domain boundary is not timed by digital design tools. During static timing analysis (STA), 12 this path is ignored. Implementation headroom on either side of the toggling edge on paths crossing clock 13 domain boundaries is proposed to successfully meet timing on these paths as well as verify the integration 14 quality of a crossing.





Figure 44—Example of an untimed path at the clock domain boundary

1 The path delay between the interface port and the sink within the destination black box will include some 2 shift. For a multibit bus, a certain amount of skew exists between different individual signals in the bus. To 3 accommodate this implementation headroom, the port domain provides two attributes called 4 cdc control setup and cdc control hold.



6



Uncertainty (skew) from different path-delays of bus members

Figure 45—Implementation headroom

7 The setup margin of implementation headroom is defined as the amount of duration a crossing signal must 8 be stable before its synchronization control signal enables the crossing. It is provided in the collateral using 9 the attribute -cdc_control_setup. The hold margin of implementation headroom is defined as the 10 amount of duration a crossing signal must be stable after its synchronization control signal disables the 11 crossing. It is provided in the collateral using the attribute -cdc_control_hold. Refer to the example 12 available in 4.5.

13 8.4 Verification clock for a crossing

14 Data crossings can be broadly classified into three types:

- A fast to slow crossing where the frequency of the source clock is faster than the frequency of the
 destination clock.
- A slow to fast crossing where the frequency of the source clock is slower than the frequency of the
 destination clock.
- Crossings at the same speed with possibly different phase relationships.

20 The requirement for any successful data crossing is correct data being sampled by the destination domain.

21 Synchronizing signals from a faster source clock into a slower destination clock is more problematic 22 compared to synchronizing signals from a slower source clock into a faster destination clock. In all cases, 23 tracking the crossing signal width is imperative for successful integration.

24 To verify the data stability, for dynamic verification, the most obvious choice of clock is the destination 25 domain clock. However, it may not be the most prudent choice for verification. To make it easier for both 26 dynamic and formal verification, it is better to use either the fastest clock available between the two clocks 27 or create a verification-only virtual clock that can be multiple orders of magnitude faster than the fastest of 28 two clocks participating in the crossing. Having this fastest clock will help capture glitches in source data 29 that are smaller than the sampling clock frequency, which may occur when the crossing is enabled.

Source clock Source data

Source CDC control

Destination clock

Figure 46—Necessity of a faster clock

3

2

1 Annex A

2 (informative)

3 Bibliography

4 [B1] IEEE 100, *The Authoritative Dictionary of IEEE Standards Terms*, Seventh Edition. New York: Institute of Electrical and Electronics Engineers, Inc.

Annex B

(informative)

CDC and RDC testcases

This annex lists unit testcases for early testing by EDA vendors. The list was created by the Testing SWG members. Testcases will be provided in both Verilog and VHDL formats.

.

Table 17—CDC and RDC testcases

Figure	Description	Summary
Figure 3	Port attributes: name, direction type	This testcase is for affirming that the tool in question applies the name, direction, and type attributes to the intended point of the model.
Figure 5	Specifying a virtual clock	This testcase is for affirming that the tool in question correctly applies a virtual clock.
Figure 6	Port attributes: associated to and from reset	This testcase is for affirming that the tool in question applies the associated_from_reset and associated_to_reset attributes to the intended point of the model.
Figure 9	Pseudo-static behavior at domain crossing	This testcase is for affirming that the tool in question correctly uses the cdc_static attribute to avoid specifying unnecessary synchronization circuitry.
Figure 11	Constant usage	This testcase is for affirming that the tool in question correctly applies the constant attribute.
Figure 13	Internal synch and combo logic at HDM boundary	This testcase is for affirming that the tool in question correctly uses the logic attribute and its various values on the associated port.
Figure 14 Figure 15	Abstract input and output ports	This testcase combines Figure 14 and Figure 15 to affirm that the tool in question properly represents a module with abstracted input and output ports as described in Figure 4.5.
Figure 23	Failure due to missing synchronizer	This testcase is for affirming that the tool in question properly flags a data port that is registered but has no synchronizer.

Table 17—CDC and RDC testcases (continued)

Figure	Description	Summary
Figure 24	Failure due to missing synchronized control	This testcase is for affirming that the tool in question properly flags a wide or vectored data port that is registered but has no associated synchronizer control signal. Double-registering a bus is not a proper synchronization technique.
Figure 25	Failure due to missing reset synchronizer	This testcase is for affirming that the tool in question properly flags a reset port that has no synchronizer.
Figure 26	Failure due to combo logic on clock and reset paths	This testcase is for affirming that the tool in question properly flags the issue of having a reset or clock port driven by a signal that comes from combinational logic.
Figure 27	RDC verification: internal synchronizer	This testcase is for affirming that the tool in question supports IP that requires proper external RDC-compliant interfaces.
Figure 31	CDC and RDC verification: multiple resets	This testcase is for affirming that the tool in question supports IP with resets that may be driven by multiple reset signals.
Figure 32	RDC verification: multiple resets and no reset on receiving flop	This testcase is for affirming that the tool in question supports IP with resets that may be driven by multiple reset signals and with a destination flop that has no asynchronous reset.
Figure 33	RDC verification: Receiving flop driven by multiple resets inside IP	
Figure 34	RDC verification: gating the interface clock	
Figure 35	RDC verification: internal	
Table 14, Example 1	Failure due to reset from wrong clock domain	This testcase is for affirming that the tool in question properly flags the issue of having a reset port driven by a signal that is synchronized to a different clock domain.
Table 14, Example 2	Failure due to reset wrong polarity	This testcase is for affirming that the tool in question properly flags the issue of having a reset port driven by a signal that is from the same clock domain but of the wrong polarity.
Table 14, Example 3a	Failure due to multiple clock domains but same reset domain	This testcase is for affirming that the tool in question properly flags the issue of having multiple reset ports in the same domain but of different polarities driven by the same signal.

Table 17—CDC and RDC testcases (continued)

Figure	Description	Summary
Table 14, Example 3b	Failure due to inverter driving one of multiple resets	This testcase is for affirming that the tool in question properly flags the issue of having multiple reset ports in the same domain driven by the same signal but with one port having inverting logic in the path.
Table 14, Example 4	Failure due to non-reset signal driving reset port	This testcase is for affirming that the tool in question properly flags the issue of having a reset port driven by a non-reset signal.