

Creating Portable Stimulus Models with the Upcoming Accellera Standard

Part 1

- Portable Stimulus: The Next Leap in Verification & Validation Productivity
- Introducing Portable Stimulus Concepts
 & Constructs





David Brownell, Analog Devices Inc.


Faris Khundakjie, Intel

PORTABLE STIMULUS

THE NEXT LEAP IN VERIFICATION & VALIDATION PRODUCTIVITY



A Brief History of Verification





Why Portable Stimulus?


Verification Productivity is not scaling with complexity of projects.

- Need to reduce product life cycle w/ efficiency gains via portable content
 - Use cases replicated in different stimulus languages on different execution platforms
- Enforce single interpretation of a product specification
 - Disjoint activities in different platforms lead to expressing, covering & debugging multiple times
- Enable mainstream and methodical automation of test content reuse
 - Reuse between IP and SoC is a significant challenge in pre-silicon simulations
 - Technology advantages of different platforms not utilized efficiently to reduce investment
- Encourage verification and validation plans to become a continuum
 - Precious verification and validation knowledge not captured and reused
 - Test planning activities mostly disjoint, escapes to later stages b/c of earlier assumptions





Reimagined Development Process





What Portable Stimulus Is and Is Not

Portable Stimulus is:

- A single representation of test intent that is reusable:
- By a variety of users
 - Architects, Validation, DV, Test, Software
- Across different levels of integration
- In a variety of execution platforms
 - Post-Si, FPGA-prototyping, Virtual, Emulation, Simulation and more
- Under different configurations within and across the dimensions above

Portable Stimulus is not:

- One forced level of abstraction → Expressing intent from different perspectives is a primary goal.
- Monolithic → Representations would typically be composed of portable parts.
- Intended to replace all testing activities in any single platform.



What About UVM?

The Good

- Common Language/Framework for Verification Engineers
- Smart Testbench Architecture to allow for "Checkers" to be reused vertically


The Bad

- Non DV & Designer Engineers are not familiar with SystemVerilog & UVM
 - Overly complicated and hard to debug
 - Need to be an expert in UVM to create a simple directed test
- Excellent for Block/IP Level Verification
 - Does not scale to System Level Verification, Only Solves "Checking" Portability Problem
 - Stimulus at block level SV Based, at system level needs to be C code
 - Methodology does not translate seamlessly from simulation to emulation
- No consideration for Software/Evaluation/Test Engineering needs



What is the PSWG Trying to Fix?

Product Development Cycle



What's Wrong with this Picture?



Portability Use Cases & Potential Capabilities

Stimulus Reuse

Simplified Test Authoring

Improved Collaboration

Vertical Reuse
IP →System

Verification Stimulus Libraries Test Visualization, Clearer Communication

Horizontal Reuse
Simulation → Emulation
Simulation → Silicon
Project A → Project B

Coverage Based Test Creation

Improved Debug Efficiency

<u>Bi-Directional Reuse</u> Eval Board Failure to IP Test Dataflow Based Test Creation

Enable Customer/Vendor Innovations!

Reuse SW Drivers in Simulation

Multiple Constraint Types

Manufacturing Tests?
Formal?
Machine Learning?



Simplify Test Authoring

Different Roles have Different "Care-Abouts" & "Points of View"

Architect

Throughput, Latency, QoS Want to write tests from the System Point of View

Enable All DMAs in parallel
Create test where DMA FIFO full while core in deepsleep

Block/IP Dsgn/DV Micro-Architecture Functionality Performance Want to write tests that are IP Centric

Exercise all modes, error conditions
Then Create random combinations of those modes

System Dsgn/DV

Correct Connectivity
Use Cases
System Robustness


Want to write tests from System Point of View


Interrupts/Pinmux/Fabric properly connected to IP Block
Tests to ensure all memory regions accessible
Complex Stress Tests
"Real" system-level use case tests

Existing languages are not expressive enough Existing runtime frameworks are not portable




Deployment Use Cases: Transactional Reuse









Deployment Use Cases: SW Driver Prototype











Deployment Use Cases: SW and FW Awareness







Why a Dedicated PS Standard?

- Enable Expansion of VIP Ecosystem → beyond UVM simulation VIP
 - Accelerate SoC integration/testing across all platforms via EDA PS libraries
 - Empower portable compliance testing suites by protocol standards (PCIe, etc.)
- Enable innovation for reuse across platforms from EDA vendors
 - A standard levels playing field and focus innovation on next set of challenges
- Increase predictability for mobility across platforms and vendors
 - Emulation & Simulation EDA suppliers may be different
 - Standard enables common input for both platforms
 - Standard dictates consistent semantics of user input and experience across execution platforms



PSS – No Reference Implementation

- Unlike some Accellera standards (e.g. UVM and SystemC), PSS does not include any reference implementation
 - Large number of possible implementations and techniques across platforms
 - Leave room to foster innovation across vendors and technologies as applications mature
- Specification and supporting material (tutorials, training, etc.) do not describe how any vendor implementation works
 - Vendor implementation is responsible for processing user input to generate and execute tests that interact with user execution environments
 - Questions on particular vendor implementation (aka secret sauce or PSS tool) should be discussed directly between a user and a vendor
 - Best effort is made in examples to help the user community visualize possibilities or modes of user portable input interactions with user execution environments



PSS – Two Possible Input Formats

PSS defines new fundamental semantics

- No existing common language (general purpose or other) specifications and associated compilers satisfy all current and future portable stimulus semantics
 - Scheduling Rules, Resource Assignment Rules, etc.
- Example: SystemVerilog scheduling regions specification was created and optimized with simulators in mind
- Example: Loops and memory allocations cannot be left to C++ common compilers; they need to be controlled by PSS tool depending on platform
- Balancing need for input optimized for expressing portable stimulus against users familiarity with popular languages across platforms
 - PSS development effort addresses need to have a natural and concise way for users to define portable input
 - => Result is a Domain Specific Language (DSL) to express portable input
 - Most platforms outside simulation use a few popular languages including C, C++ and Python for writing tests (particularly SoC tests)
 - => Result is a C++ Input, with semantics matching DSL, also consumed by a PSS tool

Tom Fitzpatrick, Mentor Graphics Corp.

INTRODUCING PORTABLE STIMULUS

CONCEPTS & CONSTRUCTS



Raising the Abstraction Level


- Gate → RTL => Synthesis
 - Randomize numbers (\$urandom(), etc)
- RTL → Transaction => UVM
 - Constrained random transactions (randomize())
 - Structural randomization/customization (build(), config_db())
- Transaction → Scenario => Portable Stimulus
 - Declarative partial specification of key intent
 - Randomize scenarios based on system-level constraints




Stimulus at a Higher Level

Transaction-Level

```
class my_seq extends
uvm_sequence#(tr_t);
  `uvm_object_utils(my_seq)
  task body;
  for(int i=0; i< 3; i++) begin
    req = tr_t::type_id::create("tr");
    start_item(req);
    req.randomize() with {...};
    finish_item(req);
  end
  endtask
endclass</pre>
```



Scenario-Level





Actions Capture Intent

Behaviors captured as actions


- Simple actions map directly to target implementation
- Compound actions modeled via activity graphs

Actions are modular


- Reusable
- Interact with other actions
- Inputs and Outputs define dataflow requirements
- Claim system resources subject to target constraints

Activity graph defines scheduling of critical actions

- Define scheduling constraints
- Flow objects and resources constrain scenarios



Simple Example: UART




```
stream data_stream_s {
  rand int size;
}
buffer data_buff_b {
  rand int size;
}
```

- UART receives/transmits data packets via Data port
- Packets DMA to/from memory
 - Concurrent with receive/transmit operation
- Command port accesses registers/memory
 - Configure UART/DMA
 - Read/Write MEM data



Simple Example: UART



Actions are Modular

Behavioral descriptions can be reused

- Behaviors eventually mapped to VIP and/or embedded CPU in target
- Flexible mechanism to map to different targets

Actions encapsulate


- Their own intrinsic properties
- Rules for interaction with other actions

Actions represent functionality

- First step is to identify target design behaviors to be exercised
- What data do these behaviors require/produce?
- Where are these behaviors executed? (DUT? VIP?)
- What system resources are required to accomplish these behaviors?
- These questions are independent of the implementation details of the DUT




Basic Scenario – Data Receive



SYSTEMS INITIATIVE

Basic Scenario – Data Receive C++




SYSTEMS INITIATIVE

Activities

- Action "instances" can be thought of as "nodes" in an activity graph
- Optionally allows inline constraints
- Node may represent a variable randomization
- By default, activity statements execute sequentially
 - final_{n-1} completes before initial_n starts

```
action A {
  rand bit[3:0] f;
  ...
}
action top {
  A a1, a2;
  action int [0..5] i;
  activity {
    a1;
    i;
    a2 with { f < 10 };
  }
}</pre>
```





Activity – Robust Scheduling

Parallel branches start at the same time

- Initial action(s) in all branches have the same set of predecessors
- No cross-branch dependencies


```
action top {
   A a1, a2;
   B b1, b2;

activity {
    parallel {
        { a1, a2 };
        { b1, b2 };
    }
   }
}
```



Select statement randomly chooses one branch from the block


- Executes one and only one branch
- Choice subject to other constraints






Activity – Robust Scheduling

- If-Else block
- Do-while
- Repeat
- Foreach
 - For each element of an array
- Schedule
 - Actions in a schedule block execute in whatever order is legal given constraints
 - All actions must execute







Flow Objects: Dataflow & Scheduling

Flow objects are user-defined datatypes

- Special types of struct
- May inherit from struct but not from each other
- Action inputs or outputs

Buffer objects define sequential data/control flow

- Pre- or post-condition for action execution
- Persistent storage; can be read after written

```
struct base_s {
  rand int size;
}

buffer data_buff_b : base_s {
  rand bit[31:0] start_addr;
  rand bit[1:0] mode;
}

stream data_strm_s : base_s {
  rand bit[1:0] inside [1..3] stop_bits;
  rand dir_enum direction;
}
```

Stream objects define parallel data/control flow

- Model parallel data flow
- Message/notification exchange


State objects define the state of an element at a particular time

- State object writes must be sequential
- Reads can be concurrent with other reads, but not writes



Buffer Object Semantics

- An action that inputs a buffer object must be bound to an action that outputs a buffer object of the same type
 - Outputting action can be referenced explicitly or implicitly
- Buffer object output can be connected to 0:N input actions
 - Must be of the same type
- Producing action must complete before execution of consuming action may begin





Stream Object Semantics

- An action that inputs a stream object must be bound to an action that outputs a stream object of the same type
 - Outputting action can be referenced explicitly or implicitly
- An action that outputs a stream object must be bound to an action that inputs a stream object of the same type
 - Inputting action can be referenced explicitly or implicitly
- Execution of outputting and inputting actions occur in parallel

```
observed behavior

prod_mem_a

cons_mem_a
```



Defining Target-Specific Constraints

Certain actions may require target resources

- DMA Channel
- Video pipe
- Compress/Decompress engine
- etc.

Resources modeled as user-defined types

Specialized struct type

Actions may claim a resource for the duration of their execution

- Lock: excludes other actions from accessing the same resource
- Share: no action may lock the resource until action completes

Test defines how many resources are available


- Pool defines how many are available
- Pools may bind to actions



Resource Objects


Lock Example:

```
resource channel s{...};
pool [1] channel s chans;
action xfer a {
  lock channel s chan;
};
action xfer b {
  lock channel s chan;
};
```



Share Example:


```
resource channel s{...};
pool [1] channel s chans;
action xfer a {
  share channel s chan;
};
action xfer b {
  lock channel s chan;
};
action xfer c {
  share channel s chan;
};
```



SYSTEMS INITIATIVE

Back to the Example: Resources

OR:



```
action q2m_xfer {
  input data_stream_s src;
  output data_buff_b dst;

lock dma_channel_r channel;
  rand dma_xfer_params_s params;

constraint c1 { src.size == dst.size; }
  constraint params_c {
    params.mode == 'b01;
    params.src_addr == src.addr;
    params.dst_addr == dst.addr;
    params.channel == channel.instance_id;}
}
```

```
resource dma_channel_r {
   //implicit instance_id attribute
   ...;
}
```

```
struct dma_xfer_params_s {
  rand bit[1:0] mode;
  rand bit[31:0] src_addr;
  rand bit[31:0] dst_addr;
  rand bit[5:0] channel;
}
```

```
action base_xfer {
  lock dma_channel_r channel;
  rand dma_xfer_params_s params;
}

action q2m_xfer:base_xfer {
  input data_stream_s src;
  output data_buff_b dst;
  constraint c1 { src.size == dst.size; }
  constraint params_c {
    params.mode == 'b01;
    params.src_addr == src.addr;
    params.dst_addr == dst.addr;
    params.channel == channel.instance_id;}
}
```

Components & Pools

Components are type namespaces


Reusable groupings of

- actions
- pools
 - objects
 - resources
- configuration parameters

A pool is a collection of object/resource instances

- Bind directive associates pools with actions
- Specify which actions can exchange flow objects
- Specify which actions contend for the same pool of resources

```
component uart c {
  import dma xfer pkg::*;
  resource uart r {...};
  pool [1] uart r uart p;
  bind uart p {*};
  action read in a {
    output data stream s data; // via import
    lock uart r myuart;
    constraint c1 {data.size % 4 == 0;}
  };
  action write out a {
    input data stream s data;
    lock uart r myuart;
  };
```





Components & Pools: C++

Components are type namespaces

Reusable groupings of

- actions
- pools
 - objects
 - resources
- configuration parameters


A pool is a collection of object/resource instances


- Bind directive associates pools with actions
- Specify which actions can exchange flow objects
- Specify which actions contend for the same pool of resources

```
class uart c : public component {
public:
 uart c(const scope& s):component(this){}
  class uart r : public resource {...};
  pool<uart r> uart p {"uart p", 1};
  bind b1 {uart p};
  class read in a : public action {
  public:
    read in a(const scope& s):action(this){}
    lock<uart r> uart 1{"uart 1"};
   output<data stream s> out{"out"};
    constraint c1 { ... };
  };
  type_decl<read_in_a> read_in;
  class write out a : public action {
  public:
   write out a(const scope& s):action(this){}
    input<data stream s> in{"in"};
    lock<uart r> uart 1{"uart 1"};
  type_decl<write_out_a> write_out;
};
```

The DMAC Component

```
component dmac_c {
  pool dma_channel_r chan_p;
 bind chan_p {*};
  action q2m xfer a {
    input data stream s in;
    output data_buff_b out;
    lock dma channel r chan;
  }
 action m2q_xfer_a {
    input data_buff_b in;
    output data_stream_s out;
    lock dma channel r chan;
 action m2m_xfer_a {...}
```









The DMAC Component in C++

```
class dmac c : public component {
public:
  dma c(const scope& s):component (this){}
  pool<dma_channel_r> chan_p;
  bind b1 {chan p};
  class q2m xfer a : public action {
  public:
    q2m xfer a(const scope& s):action(this){}
    input<data stream s> in{"in"};
    output<data buff b> out{"out"};
    lock<dma channel r> chan{"chan"};
  };
  type_decl<q2m_xfer_a> q2m_xfer;
  class m2q xfr a : public action {...};...
  class m2m xfr a : public action {...};...
};
```








Top-level Component

```
component pss_top {

  uart_c uart0;
  dmac_c dma0;

  pool data_stream_s stream_p;
  bind stream_p {*};

  pool data_buff_b buff_p;
  bind buff_p {*};
}
```






Top-level Component in C++

```
class top_c : public component {
public:
   top_c(const scope& s):component(this){}

   uart_c uart0 {"uart0"};
   dmac_c dma0 {"dma0"};

   pool<data_stream_s> stream_p {"stream_p"};
   bind b2 {stream_p};

   pool<data_buff_b> buff_p {"buff_p"};
   bind b2 {buff_p};
};
```





Creating a Test

Actions specify behaviors

- Actions define input/output to communicate with other actions
- Actions claim resources that are target-specific

Activities define top-level scenarios

- Compound actions define high-level intent
- Graphs define scheduling of actions

Resources & Flow Objects define additional scheduling constraints

- Locking resources prevents other actions from using them in parallel
- Stream objects require another action to execute in parallel
- Buffer objects allow another action to execute sequentially


Components group useful stuff for reuse



- Receive data on UART and DMA into memory (in parallel)
 - read_in_a & q2m_xfer in parallel
- DMA from memory to UART and transmit (in parallel)
 - m2q_xfer & write_out_a action in parallel

```
action loopback_test {
  bind rd_i.data q2m.src;
  bind wr_o.data m2q.dst;
  bind q2m.dst m2q.src;

activity {
   parallel {
     rd_i;
     q2m;
   }
   parallel {
     wr_o;
     m2q;
   }
}
```






- Activity graph only needs to define critical intent [the "what"]
- Flow objects and resources constrain the possible scenarios
 - Tool can infer supporting actions [the "how"]

```
action loopback_test {
  bind wr_o.data m2q.dst;

activity {
    rd_i;


    parallel {
        wr_o;
        m2q;
     }
    }
}
```





- Activity graph only needs to define critical intent [the "what"]
- Flow objects and resources constrain the possible scenarios
 - Tool can infer supporting actions [the "how"]


```
action loopback_test {
   activity {
    rd_i;
    wr_o;
   }
}
```





- Must make sure to prevent illegal inferencing
 - UART cannot read and write at the same time

```
resource uart_r {...};
pool uart r myuart;
action loopback test {
  activity {
      rd_i;
      wr o;
```






Can infer any actions that create a legal scenario

- Subject to constraints
 - Object constraints
 - Resource constraints
 - Scheduling constraints

```
resource uart r {...};
pool uart r myuart;
action loopback test {
  activity {
      wr o;
```






Can infer any actions that create a legal scenario

- Subject to constraints
 - Object constraints
 - Resource constraints
 - Scheduling constraints


```
resource uart r {...};
pool uart r myuart;
action loopback test {
  activity {
      wr o;
```






Creating a Test: Loopback in C++

```
class top c : public component {
public:
 top c(const scope& s): component(this){}
 uart c uart0 {"uart0"};
  dmac c dma0 {"dma0"};
  pool<data stream s> stream p;
  bind b1 { stream p }
  pool<data_buff_b> buff_p;
  bind b1 { buff p }
  class loopback test a : class action {
  public:
    loopback test a(const scope& s):action(this){}
    action handle<write_out_a> wr_o {"wr_o"};
    activity a {
      wr o
   };
  type decl<loopback test a> loopback test;
```








Creating Portable Stimulus Models with the Upcoming Accellera Standard

Thank You!







Creating Portable Stimulus Models with the Upcoming Accellera Standard

Part 2

- Building System-Level Scenarios
- Generating Tests from Portable Stimulus





Sharon Rosenberg, Cadence Design Systems

BUILDING SYSTEM-LEVEL SCENARIOS




What are System-Level Scenarios?


- The whole is greater than the sum of its parts!
 - And so are its bugs...
- Application use cases involve multiple IPs interoperating
 - Example read video off a mass-storage device, decode, split audio data from video frames, process by dedicated multi-media engines
- Stress and performance use cases involve saturated utilization of shared resources
 - Example all processors and DMA-enabled controllers access a certain memory controller in parallel
- System low-power use cases need to be crossed with functional scenarios
- System coherency of caches/TLBs requires coordinated pattern of accesses from CPUs and non-processor masters



A Simple SoC Example



Modeling Targeted Behaviors



JNITED STATES

SYSTEMS INITIATIVE

Reuse IP Models

UART

component uart c {

```
action write_out_a {
                                                                     Actions are abstract,
                  input data stream s src data;
      read in
                                                                     declarative, concise, well
                  constraint src data.direction == outwards;
                                                                     encapsulated units of behavior
                action read_in_a {
                  output data_stream_s dst_data;
     write out
                  constraint dst data.direction == inwards;
                                                             component dma c {
                                                     DMA
                                                               resource struct channel s {};
                                                               pool [32] channel s chan;
                                                               bind chan *;
        component crypto_c {
Crypto
          action encrypt {
                                                     transfer ) action mem2mem_xfer_a {
            input data buff s src data;
                                                                 input data_buff_s src_data;
 encrypt
            output data_buff_s dst_data;
                                                                 output data_buff_s dst_data;
            constraint {
                                                                 lock channel s channel;
              // operates on 128-byte blocks
                                                                 constraint src_data.seg.size ==
               (src_buff.seg.size % 128) == 0;
                                                                            dst data.seq.size;
               (dst_buff.seg.size % 128) == 0;
               // output is encrypted, input not
               !src_buff.encrypted;
              dst buff.encrypted;
```

SW Operations Modeling

```
Processor cores are resources
         component cpu c {
                                                                  that can be locked or shared
           abstract action sw_operation {
 CPU
                                                                  by other components' actions
               lock core s core;
                                                                  (e.g. for their control)
           action check data a : sw operation {
check data
              input data_buff_s src_data;
                                                            component pss_top
           action write_data_a : sw_operation {
                                                             pool [4] core s chan;
write data)
             output data_buff_s dst_data;
                                                             bind core s *;
                                                            };
           action copy_data_a : sw_operation {
copy_data)
             input data_buff_s src_data;
             output data_buff_s dst_data;
             constraint c1 {src_data.size == dst_data.size;}
                                                                    Attributes and constraints
                                                                    can be associated with
                    resource struct core s {
                                                                    resources
                     rand core tag e core tag;
                     rand cluster_tag_e cluster_tag;
                     constraint {
                       cluster tag == CLUSTER A -> core tag inside [CORE A0, CORE A1];
                       cluster tag == CLUSTER B -> core tag inside [CORE B0, CORE B1];
                    };
```

UNITED STATES

SYSTEMS INITIATIVE

Overriding Types


Override block may be specified in an action or a component

```
All instances of axi write action will
action reg2axi_top {
                                                                                  instead use axi write action x
    override {
         type axi write action with axi write action x;
                                                                                   Instance xlator.axi action will
         instance xlator.axi action with axi write action x2;
                                                                                  instead use axi write_action_x2
    xlator action
                      xlator;
                                                                                  New action extended from
                                                                                  reg2axi_top
action reg2axi_top_x : reg2axi_top {
    override {
                                                                                  All instances of axi write action will
         type axi_write_action with axi_write_action_x4;
                                                                                  instead use axi_write_action_4
         instance xlator.axi action with axi write action x3;
                                                                                   Instance xlator.axi action will
                                                                                  instead use axi write action x3
```

- Overrides are additive across extensions
- Overrides in a base type are replaced in the extension iff the type/instance is the same



Specifying Multi-IP Data Flows




UNITED STATES

SYSTEMS INITIATIVE

Specifying Coordinated Flows


- A simple coherency scenario
 - CPU core writes data to cacheable region
 - A different core and a DMA read that same memory region



SYSTEMS INITIATIVE

Layering System Power Concern

- Two power domains: A and B
 - Each power can be in mode S0 (active), S1 S2 (sleep modes)
- Subsystem operations depend on respective domain active state







Defining Power Logic


```
State object representing
enum power_state_e {S0, S1, S2}
                                    aggregate system power state
state power_state_s
                                       enum attribute for each
  rand power_state_e dmn_A, dmn_B;
                                       domain
  constraint initial -> {
    dmn A == S0 ;
    dmn B == S0 
                            Both domains start out active
};
component power_ctrl_c {
                                                 extend pss_top {
 pool power_state_s sys_pwr_statevar;
                                                   power_ctrl_c power_ctrl;
                                                   bind power_ctrl.sys_pwr_statevar *;
  action change_power_state {
    input power_state_s prev;
    output power state s next;
                                                          State variable is bound to
};
                                                          actions' inputs/outputs by
                    Power transition action reads
                                                          state type
                    the previous power state and
                    establishes a new state
```

Introducing Power Dependencies

```
Input state with a precondition
    extend graphics_c::decode {
      input power_state_s curr_power_state;
      constraint curr_power_state.dmn_B == S0;
    };
                                                                                  pwr state
                                                                                  dmn A=S0
    extend crypto c::encrypt{
                                                                                  dmn_B=S0
      input power_state_s curr_power_state;
      constraint curr_power_state.dmn_A == S0;
                                                                                  pwr state
                                                                change_pwr
                                                                                  dmn A=S0
                                                                                  dmn B=S2
Dependencies layered on top of
existing action definitions in a
                                                                                  pwr state
                                                                change pwr
non-intrusive way
                                                                                  dmn A=S0
                                                                                  dmn B=S0
    action encrypt_after_low_A {
      activity {
                                                                  encrypt
        do change_power_state with {
          next.dmn A != S0;
                                      Tool must infer
                                      additional action due
        do encrypt;
                                      to action precondition
```

Exercising Power Scenarios

and trims the scenario space action rand traffic { activity { select { do cpu c::copy; do crypto_c::encrypt; do graphics_c::decode; **}**; action phased_pwr_traffic { activity { repeat (2) { do change_power_state; do rand_traffic;




Adnan Hamid, Breker Verification Systems

GENERATING TESTS FROM PORTABLE STIMULUS




PSS Test Generation Flow









Deployment Models






Interactive Test Generation (Runtime Solving, Potentially limited portability)



Pre-Generated Test (Generation-time Solving, Potentially limited reactivity)




On Target Generation (Model + Tool running on SoC)





Exec Block Types

Specify mapping of PSS entities to their implementation




Using Code Templates in Exec-Body

- Exec 'body' block specifies implementation
 - Call init_uart_rx, specifying appropriate stop_bits
 - Call gen_uart_traffic with stop_bits and size

```
action read_in_a {
  output data_stream_s

exec body SV = """
  init_uart_rx( {{data.stop_bits}});
  gen_uart_traffic({{data.stop_bits}}, {{data.size}} );
  """
}
```

- Exec 'declaration' block can introduce declarations into generated test
 - UVM factory calls
 - Layered constraints







Platform 1: UVM Simulation

Procedures implemented as SV tasks

Leverage platform infrastructure (VIP, registers)

Test runs as a virtual sequence

```
class uvm simtest base extends subsys vseq;
  task init_uart_rx(byte unsigned stop_bits);
    m uart regs.LCR.STB = stop bits;
   m uart regs.update();
  endtask
  task gen_uart_traffic(
        byte unsigned stop bits,
        int
                      sz);
   uart vip tx seq tx seq = new();
    assert(tx_seq.randomize() with {
      n stop bits == stop bits;
      n bytes == sz;
    }):
    fork
      tx seq.start(m uart vip.seqr);
   join_none
  endtask
                  API Implementation
endclass
```

```
DDR Controller

DMA

Bus

UART

Crypto

Graphics SS

Generated by

"exec body SV" template

tion
```

```
class uvm_simtest1 extends uvm_simtest_base;

virtual task body();
    //...

// Action execution realization
    init_uart_rx(1);
    gen_uart_traffic(1, 128);
    //...

// Action execution realization
    init_uart_rx(2);
    gen_uart_traffic(2, 27);

endtask
endclass

Example Test
```




Using Code Templates in Exec-Body

- Exec 'body' block specifies implementation
 - Call init_uart_rx, specifying appropriate stop_bits
 - Call gen_uart_traffic with stop_bits and size

```
action read_in_a {
  output data_stream_s data;

exec body C = """
  init_uart_rx( {{data.stop_bits}});
  gen_uart_traffic({{data.stop_bits}}, {{data.size}} );
  """
}
```

- Exec 'declaration' block can introduce top-level declarations into generated C test
 - Types
 - Global objects







Platform 2: Software Driven Emulation

Procedures implemented as C functions

- Write directly to UART registers
- Trigger UART traffic by writing to the UART VIP's snoop address


write32(uint32 t *addr, uint32 t data); extern void extern uint32 t read32(uint32 t *addr); extern uint32 t *UART BASE; extern uint32 t *UART VIP SNOOP ADDR; #define UART_LCR_OFFSET 3 #define UART LCR STB void init uart rx(uint8 t stop bits) { uint32 t lcr = read32(&UART BASE[UART LCR OFFSET]); lcr &= (~(1 << UART LCR STB)));</pre> lcr |= (stop bits << UART LCR STB);</pre> write32(&UART BASE[UART LCR OFFSET], lcr); void gen uart traffic(uint8 t stop bits, int sz) { // Write to the UART VIP snoop address // to trigger sending traffic. write32(UART_VIP_SNOOP_ADDR, (sz & 0xFFFF) | (stop bits << 16)); } **API Implementation** Generated by "exec body C" template

```
int main(int argc, char **argv) {
//...

// Action execution realization
init_uart_rx(1);
gen_uart_traffic(1, 128);

// Action execution realization
init_uart_rx(2);
gen_uart_traffic(2, 27);

return 0;
}
Example Test
```






Platform 3: Post-Si Host Bus Adapter

- Procedures implemented as C functions
 - Send PCIe TLPs to access UART
 - Send serial traffic via host UART

```
void init uart rx(uint8 t stop bits) {
  uint32_t lcr = pcie_read32(&UART_BASE[UART LCR OFFSET]);
  lcr &= (~(1 << UART LCR STB)));</pre>
  lcr |= (stop_bits << UART LCR STB);</pre>
  pcie write32(&UART BASE[UART LCR OFFSET], lcr);
void gen uart traffic(uint8 t stop bits, int sz) {
  int i;
  struct termios opt;
  // Create random data
  uint8 t *data = (uint8 t *)malloc(sz);
  for (i=0; i<sz; i++) { data[i] = rand(); }</pre>
     Configure the stop bits
  tcgetattr(UART FD, &opt);
  opt.c cflag &= (~CSTOPB);
  opt.c cflag |= (sz==2)?CSTOPB:0;
  tcsetattr(UART FD, &opt);
  // Send data
  write(UART_FD, data, sz);
  free(data);
```





Using Import Functions in Exec-Body

External procedures implement the test

- Program UART receive mode
- Trigger generation of UART traffic

```
// Initializes the UART to receive
import void init_uart_rx(bit[1:0] stop_bits);


// Triggers an external agent to generate UART traffic
import void gen_uart_traffic(bit[1:0] stop_bits, int sz);
```

Exec 'body' block specifies implementation

- Call init_uart_rx, specifying appropriate stop_bits
- Call gen_uart_traffic with stop_bits and size

```
action read_in_a {
   output data_stream_s data;

exec body {
   init_uart_rx(data.stop_bits);
   gen_uart_traffic(data.stop_bits, data.size);
  }
}
```






Platform 1: UVM Simulation

Procedures implemented as SV tasks

Leverage platform infrastructure (VIP, registers)

Test runs as a virtual sequence

```
class uvm simtest base extends subsys vseq;
  task init_uart_rx(byte unsigned stop_bits);
    m uart regs.LCR.STB = stop bits;
   m uart regs.update();
  endtask
  task gen_uart_traffic(
        byte unsigned stop bits,
        int
                      sz);
   uart vip tx seq tx seq = new();
    assert(tx_seq.randomize() with {
      n stop bits == stop bits;
      n bytes == sz;
    }):
    fork
      tx seq.start(m uart vip.seqr);
   join_none
  endtask
                  API Implementation
endclass
```



```
class uvm_simtest1 extends uvm_simtest_base;

virtual task body();
    //...

// Action execution realization
    init_uart_rx(1);
    gen_uart_traffic(1, 128);
    //...

// Action execution realization
    init_uart_rx(2);
    gen_uart_traffic(2, 27);

endtask
endclass

Example Test
```



Platform 2: Software Driven Emulation

Procedures implemented as C functions

- Write directly to UART registers
- Trigger UART traffic by writing to the UART VIP's snoop address


write32(uint32 t *addr, uint32 t data); extern void extern uint32 t read32(uint32 t *addr); extern uint32 t *UART BASE; *UART_VIP_SNOOP_ADDR; extern uint32 t #define UART_LCR_OFFSET 3 #define UART LCR STB void init uart rx(uint8 t stop bits) { uint32 t lcr = read32(&UART BASE[UART LCR OFFSET]); lcr &= (~(1 << UART LCR STB)));</pre> lcr |= (stop bits << UART LCR STB);</pre> write32(&UART BASE[UART LCR OFFSET], lcr); void gen uart traffic(uint8 t stop bits, int sz) { // Write to the UART VIP snoop address // to trigger sending traffic. write32(UART_VIP_SNOOP_ADDR, (sz & 0xFFFF) | (stop bits << 16)); } **API Implementation** Generated by import function

```
int main(int argc, char **argv) {
//...

// Action execution realization
init_uart_rx(1);
gen_uart_traffic(1, 128);

// Action execution realization
init_uart_rx(2);
gen_uart_traffic(2, 27);

return 0;
}
Example Test
```






Platform 3: Post-Si Host Bus Adapter

- Procedures implemented as C functions
 - Send PCIe TLPs to access UART
 - Send serial traffic via host UART


```
void init uart rx(uint8 t stop bits) {
  uint32_t lcr = pcie_read32(&UART_BASE[UART LCR OFFSET]);
  lcr &= (~(1 << UART LCR STB)));</pre>
  lcr |= (stop_bits << UART LCR STB);</pre>
  pcie write32(&UART BASE[UART LCR OFFSET], lcr);
void gen uart traffic(uint8 t stop bits, int sz) {
  int i;
  struct termios opt;
  // Create random data
  uint8 t *data = (uint8 t *)malloc(sz);
  for (i=0; i<sz; i++) { data[i] = rand(); }</pre>
     Configure the stop bits
  tcgetattr(UART FD, &opt);
  opt.c cflag &= (~CSTOPB);
  opt.c cflag |= (sz==2)?CSTOPB:0;
  tcsetattr(UART FD, &opt);
  // Send data
  write(UART_FD, data, sz);
  free(data);
```





Using HSI Abstraction in Exec-Body

```
class uart c : public component {
public:
 uart c(const scope& s):component(this){}
 class read in a : public action {
 public:
    read in a(const scope& s):action(this){}
    output<data stream s> out{"out"};
    constraint c1 { ... };
    constraint c2 { ... };
    uart hsi hsi{"hsi"};
    randv<bit<0,0>> stop bits{"stop bits"};
                            regs.lcr.stop bits = stop bits;
                            regs.lcr.update(status);
   void body() {
      hsi.init uart rx(stop bits);
      // drive input data on VIP
 type decl<read in a> read in;
};
```






Platform 1: UVM Simulation

```
UVM AXI Transaction
class uart c : public component {
public:
                                                  Register Read/Write
  uart_c(const scope& s):component(this){
  class read in a : public action {
  public:
                                                                  AXI VIP
    read in a(const scope& s):action(this){}
    output<data_stream_s> out{"out"};
                                                                            DDR Controller
    constraint c1 { ... };
                                                                                              DMA
    constraint c2 { ... };
                                                               Bus
    uart hsi hsi{"hsi"};
    randv<bit<0,0>> stop_bits{"stop_bits"};
                                                                  UART
                                                                                           Graphics SS
                                                                                  Crypto
    void body() {
      hsi.init_uart_rx(stop_bits);
                                                                  UART VIP
                                                                                             UVM Simulation
      // drive input data on VIP
  };
                                              Drive UART VIP
  type_decl<read_in_a> read_in;
                                                Config / Data
};
```

UNITED STATES

SYSTEMS INITIATIVE


Platform 2: Software Driven Emulation



UNITED STATES


SYSTEMS INITIATIVE

Platform 3: Post-Si Host Bus Adapter



UNITED STATES

SYSTEMS INITIATIVE




Creating Portable Stimulus Models with the Upcoming Accellera Standard

Thank You!







Creating Portable Stimulus Models with the Upcoming Accellera Standard

Part 3

- Coverage in Portable Stimulus
- The Hardware/Software Interface Library
- Conclusion





Srivatsa Vasudevan, Synopsys

COVERAGE IN PORTABLE STIMULUS



Demystifying Coverage

What coverage is and is NOT in Portable Stimulus

Defining scenario coverage

Coverage monitoring

Usage examples




What is Portable Stimulus Coverage?

Code Coverage? No

- Functional Coverage? Closer
 - Covergroups? Could be, but not at implementation/protocol level.

Test Coverage? Ok, but can't we do better?



```
Money.cs

/// the AddHoney helper.</summary>
public IMoney Add (IMoney m)

return m.AddHoney(this);

public IMoney AddHoney(Money m)

if (m.Currency.Equals(Currency))
return new Honey (Amount.+m.Amount, Currency);
return new HoneyBag(this, m);

public IMoney AddHoneyBag(MoneyBag s)

return s.AddHoney(this);
```

```
enum {rd, brd, wr, bwr} tr_type;
logic[7:0] addr;
covergroup mycov @smp;
  coverpoint addr {bins a[4] = {[0:255]};}
  coverpoint tr_type {bins tr[] = {rd, brd, wr, bwr};}
  addr_type: cross addr, tr_type;
endgroup
mycov covl = new; // instantiate covergroup
```

DESIGN AND VERIFICATION

UNITED STATES

```
class my_test : proj_test_base {
    // Override run_test with your test
    // Return the number of errors seen during the test
    int run_test() {
        // Implement test code here
        return 0; // Test passed with no errors
    }
}
```



Portable Stimulus Coverage Opportunity & Challenge

- Examples of system level coverage:
 - Connectivity and addressability testing
 - Power state sequencing
 - Resource utilization Did all internal memories get used by DMA tests?

Formalization of system level scenarios and models


==

Ability to formally describe coverage of the legal scenarios and attributes

- Introduction of random => Need coverage to confirm usefulness
- Portability challenge collecting coverage in non-simulation environments
 - Lack of visibility in HW-based platforms makes traditional coverage collection difficult



Reimagined Coverage





Types of Coverage in Portable Stimulus

Action Coverage

Were all (or a specified subset of) defined actions executed?

Scenario (Action Sequence) Coverage

What legal sequences of actions were exercised? Aka "control path coverage"

Datapath Coverage

 Were all legal sources and sinks for an action sequence datapath (input/output) covered?

Value Coverage

Think covergroups for attributes (config values, state values, ...)

Resource Coverage

- Any resources added to a resource pool that went unused?

Crosses of any of the above types



Defining Scenario (Action Sequence) Coverage

- Scenarios are all legal behavior defined between entry and exit points
 - Choices are made by the tool between these points
 - e.g. alternative actions, resource usage, data source
- If we can enumerate the choices, we can measure coverage of them
 - In theory a tool could also target this coverage
 - i.e. make choices based on what has/hasn't been covered
- Warning: with great power comes great responsibility
 - Be careful of the number of choices between your entry and exit points
 - Don't try to target a coverage with more choices than atoms in the universe

Monitoring Coverage


Stimulus monitoring

- Generation time tool can output what it generated/scheduled
 - As long as test "passes," the coverage data is valid

Runtime State monitoring

- Requires generation of monitoring code
 - May be C/C++ code running on target cpu
 - e.g. data sent out "trickbox" mechanism
 - May be "off-chip" monitoring via test ports or other communication ports









Usage Examples


- Cover Resource utilization
 - cover resource mem with (type == SRAM)

Cover – Uart example

Cover – DMA example



Simple Example: UART



```
stream data_stream_s {
  rand int size;
  rand dir_enum direction;
  rand bit[1:0] inside [1..3] stop_bits;
}
buffer data_buff_b {
  rand int size;
}
```

Generate pkt stream

```
action read_in_a {
    output data_stream_s data;
};
action write_out_a {
    input data_stream_s data;
    coverspec {
        size_cp : coverpoint data.size {
            bins size_bins [1..20]:1;
        }
};
```

DMA pkt stream into mem buffer

DMA mem buffer into pkt stream






Cover Memory-to-Memory System Data Paths


Value/attribute coverage (source->destination locations, size, ...)

Command



```
abstract action move_data_a {
   input data_buff_s src_buff;
   output data_buff_s dst_buff;
   constraint {src_buff.seg.size == dst_buff.seg.size};

coverspec {
    src_cp : coverpoint src_buff.location;
    dst_cp : coverpoint dst_buff.location;
    srcXdst : cross src_cp, dst_cp;
    size_cp : coverpoint src_buff.seq.size {
        bins size_bins = [1..20]:1;
    }
}
```






Cover Memory-to-Memory System Data Paths

Value/attribute coverage (source->destination locations, size, ...)

```
abstract action move_data_a {
    input data_buff_s src_buff;
    output data_buff_s dst_buff;
    constraint {src_buff.seg.size == dst_buff.seg.size};

coverspec {
    constraint {src_buff.seg.size != 10};
    src_cp : coverpoint src_buff.location;
    dst_cp : coverpoint dst_buff.location;
    srcXdst : cross src_cp, dst_cp;
    size_cp : coverpoint src_buff.seq.size {
        bins size_bins = [1..20]:1;
     }
   }
}
```





Karthick Gururaj, Vayavya Labs

Sandeep Pendharkar, Vayavya Labs


THE HARDWARE/SOFTWARE INTERFACE LIBRARY



The Story so far...


- Importance of Portability of test cases
 - To different environments
 - And different platforms
- Capturing complex use cases
- Measuring Coverage

Is that all there is to it?





Need for HW-SW Interface in PS



Hardware-Software Interface spec is required for "real portability" across environments






What is HSI?

Hardware/Software Interface layer is

- ...an abstraction responsible for device management
 - Device initialization, operations such as configure, transmit/receive
 - Registration of device capabilities
- ...set of constructs for capturing the Hardware aspects required to implement the abstraction
 - Programming registers, setting up descriptor chains, interrupt properties and handling, ...
 - Capture all programming sequences
- ...to summarize: construct the programmer's view of a device agnostic to the underlying verification environment




Scenarios and HW/SW Interface



- Captures the test intent
- Uses Driver APIs specified in the Driver API Interface Layer
- Device agnostic, but specific to a devicefunction (category)
- Is device specific
- Sequences for configuration, initialization, descriptor management, data transfer, ...
- Interrupt handling
- Publish device capabilities




What HSI Enables



Ensures Portability of Scenarios across Environments




What HSI Enables



Enables Portability of Scenarios across Devices/SoCs



HW/SW Interface Spec Elements



- Registers
- FIFOs
- Virtual registers
- Descriptor management
- Interrupt management
- Sequences
- Device capabilities



DMA Allocation Revisited

```
resource pool rp with 4 instances of type channel
action type mem2mem xfer a
  mem2mem xfer a
    mem2queue xfer a
      queue2mem xfer a
      Assign Reg.Channel[rc].src = Address of src data;
      Assign Reg.Channel[rc].dst = Address of dst data;
      Assign Req.Channel[rc].size = Size of src data;
  Α
      Assign Reg.Channel[rc].ctrl.src_incr = FIXED;
};
      Assign Reg.Channel[rc] ctrl.dst_incr = INCR;
ac
      Assign Req.Intr[/c].xfer end = 1;
      Assign Reg.Channel[rc].enable = 1;
 re
      Wait for Intr.xfer end[rc];
  CO
```

Registers

```
Declare Req as a register bank
With Channel as array of register bank
With Register src of 32b;
With Register dst of 32b;
With Register ctrl of 32b
With field src incr;
```

Interrupts

```
Declare <a href="Intr">Intr</a> as interrupt line

With <a href="xfer-end">xfer-end</a> as array of interrupts

With Status

Reg.Intr_STS[rc].xfer_end;

Enable by <a href="Reg.Intr[rc].xfer_end=1">Reg.Intr[rc].xfer_end=1</a>;

Disable by <a href="Reg.Intr[rc].xfer_end=0">Reg.Intr[rc].xfer_end=0</a>;

...
```



DMAC HSI Specification

```
#include "pss.h"
class dma src : public pss::req
 public:
    dma_src(/* ... */) : pss::reg (
      description("Source address")
        , offset(0x0)
        , width (32)
        , access(pss::PSS_ACCESS_RW)
        , reset(0x0))
class dma_dst : public pss::reg
 public:
    dma_dst(/* ... */) : pss::reg (
      description("Destination address")
        , offset(0x4)
        , width (32)
        , access(pss::PSS_ACCESS_RW)
        , reset(0 \times 0)
class channel_regs : public pss::reg_group
 public:
    dma_src src{"src"};
    dma dst dst{"dst"};
    /* Other registers */
};
```

```
class dmac reqs : public pss::req group
 public:
   pss::vector<channel_regs> channel{"channel", 8};
    /* Other registers */
class dmac_interrupts : public pss::intr_line
 public:
   pss::intr_event xfer_done{"xfer_done"};
    /* ... */
class dmac : public pss::hsi
 public:
   dmac(/* ... */) { }
   void build(void);
   void mem2mem xfer(void);
   void mem2queue xfer(void);
   void queue2mem xfer(void);
   dmac_regs regs;
   dmac interrupts intr;
};
```




DMAC HSI Specification

```
void dmac::build(void)
  intr.xfer done
    .event_type(pss::PSS_STATUS)
    .enable(PSS_ANON_FUNC({regs.intr_enable.xfer_done = 1;}))
    .disable(PSS_ANON_FUNC({regs.intr_enable.xfer_done = 0;}))
    .get_status(PSS_EXPR({regs.intr_status.xfer_done == 1;}))
void dmac::mem2mem_xfer(dma_xfer_request &req)
  regs.channel[req.rc].src = req.src_data.address();
  regs.channel[reg.rc].dst = reg.dst data.address();
  regs.channel[reg.rc].size = reg.src_data.size();
  regs.channel[reg.rc].ctrl.src_incr = FIXED;
  regs.channel[reg.rc].ctrl.dst incr = INCR;
  regs.intr_enable.xfer_done = 1;
  regs.channel[req.rc].enable = 1;
  wait(intr.xfer_done);
```





Truly Portable Stimulus







Faris Khundakjie, Intel

CONCLUSION



We Hope You Learned...

Portable stimulus is a perfect solution for many real problems we have today – even within a single platform

Portable stimulus can stretch productivity and quality across platforms, users, integrations, and configurations

Portable Stimulus Standard is a serious and timely industry effort under Accellera

How this standard offers unique concepts and constructs (components, actions, flow objects and resources) to build powerful scenarios that map with flexibility to target platforms.



We Hope You Will...

Participate in shaping this promising standard with your suggestions, use cases and requirements through:

- Your company's Accellera representation
- EDA vendor voicing your thoughts
- Contacting any of the speakers or PSWG officers

Be an agent of change

- Rethink verification and validation efficiency for your team and consumers
- Cross the aisle and communicate with peers in other platforms to accomplish more reuse with portable stimulus



We Thank...

Accellera and DVCon 2017 for offering PSWG the opportunity and real estate to deliver this tutorial to the community

All speakers who spent several hours and weeks preparing and improving this tutorial

All PSWG members for their feedback to improve tutorial's message and content





Thank You!!



